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The ZnO TFT (Thin Film Transistor) has demonstrated improved electron 
mobility over entrenched, a-Si, technologies and is receiving considerable attention as an 
alternative TFT technology due to high transparency in the visible region and potential 
for flexible electronics on conformal substrates. This work studied the material properties 
of ZnO thin films deposited by pulsed laser deposition, provided a qualitative discussion 
of TFT operation, applied the buried-channel approach to enhance channel mobility, and 
demonstrated a complementary logic inverter circuit based on an n-channel ZnO TFT and 
a p-channel ZnTe TFT.    
The material study in this work focused on optimal deposition conditions needed 
to realize low-resistivity ZnO thin films. Various techniques were used to illustrate the 
effect of decreasing polycrystalline ZnO grain size on carrier mobility and background 
carrier concentration as a function of thickness. Building on these results, discussion of 
TFT operating principles concentrated on explaining its dependence on carrier 
concentration and active-channel thickness. The resulting performance of surface-channel 
ZnO TFTs demonstrated saturation mobility of μSAT = 1.8cm2/Vs, current on/off ratio of 
ION/IOFF > 109, and off current of IOFF=10pA. 
A buried-channel approach to suppress the effect of electron trapping on carrier 
transport by isolating the ZnO active channel was presented. Quantum confined 
 xiv
structures, such as quantum wells, enhance speed of electronic devices due to carrier 
confinement. Quantum wells based on the ZnO/MgxZn1-xO (x≤0.3) material system have 
been grown on c-plane sapphire substrates. Luminescent properties characterized by low-
temperature photoluminescence revealed quantum confinement with a systematic 
blueshift as a function of decreasing ZnO well width in the range from 3nm to 10nm. An 
enhancement in saturation mobility of 3.9cm2/V-s was achieved by utilizing the 
ZnO/MgZnO heterojunctions to fabricate a buried-channel TFT. 
Finally, incorporation of a ZnTe TFT, exhibiting relatively high hole mobility 
(~5cm2/Vs), and ZnO TFTs in a complementary logic inverter circuit demonstrated 
reasonable transfer characteristics. Inverter behavior is demonstrated, with a high output 
voltage of VOH >14V and low output voltage of VOL<0.2V are observed for a supply 
voltage of 15V.  The small signal gain for the transfer characteristic is found to be            






The modern era of semiconductor electronics owes its existence to the rapid 
expansion of the metal-oxide semiconductor field-effect transistor (MOSFET), first 
proposed in 1930 by Lilienfield [1] and developed for practical use in 1960 by Kahng and 
Atalla [2]. It offered more miniaturization, cost reduction, and longer operating lifetime 
than the vacuum tube. It is the most important device for very-large scale integrated 
circuits (ICs) used in logic and semiconductor memory devices. One distinct 
characteristic of IC technology is its complex integration of many thousands of active and 
passive devices made primarily in a single wafer of silicon, thus enabling new 
applications for electronics in communication, control, and data processing not possible 
with discrete components. 
The first all thin-film integrated circuit for scanning an image sensor containing 
CdSe thin-film transistors (TFTs) was produced in 1965 by Weimer [3]. This allowed for 
fabrication of transistors and other passive devices on insulating substrates which reduces 
parasitic losses associated with embedded silicon substrates. Historically, the patent 
invention by Lilienfield [1] describing the flow of current varied by electrostatic 
influence from an insulated gate electrode in a semiconductor of minute thickness 
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actually describes the first thin-film field effect transistor. A typical TFT under normal 
operating conditions is shown in Figure 1.1. The application of a positive-bias to the gate 
electrode induces the accumulation of electrons in the case of an n-type semiconductor. 
At the same time, the positive input voltage at the drain leads to the flow of current as 
electrons flow from source to drain (reverse electrode voltages for a p-type 
semiconductor).  
 
Figure 1.1 Typical TFT under normal operation conditions with electrodes marked. 
 
Because of established processing techniques for silicon technology, MOSFETs 
developed more rapidly than TFTs. However, a new field of macroelectronics is 
emerging for thin-film, flexible, large area electronics and systems enabling TFTs. These 
applications include integrated displays, photovoltaics, embedded power sources, sensing 
devices, smart labels, lighting, and integrated logic devices. Figure 1.2 projects the 
emerging distribution of predicted growth forecasts for commercially accessible markets 
employing TFTs and thin-film electronics [4]. This includes inorganic and organic 





Figure 1.2 Distribution of predicted growth forecasts for various emerging applications 
enabling TFT development. 
 
 
1.1 Thin-Film Transistors for Display Electronics 
Electronic display technology once limited to the bulky, rugged cathode ray tube 
(CRT) has matured into an expansive area of industrial commercial development and 
academic research. Whereupon plasma displays are commercially available for large size 
television monitors, active-matrix liquid crystal displays (LCDs) and active-matrix 
organic light-emitting diodes (OLEDs) are the leading technologies for portable display 
of information. LCDs which preceded OLEDs as the dominant mobile flat-panel display 
technology is a passive type of display which requires either front (reflective) or rear 
(transmissive) illumination. However, OLEDs are emissive devices which generate light 
at the display surface without the need for an external source of illumination. Typically 
both devices are fabricated on glass substrates, though use of glass substrates poses the 
undesirable characteristic of being rigid and fragile. Applications including electronic 
books (e-books), foldable cell phone displays, wearable displays, and compact military 
display systems are driving the growth for flexible electronic display technology. Flexible 
displays along with the integrated back-plane electronics compel the need for plastic or 
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thin metal foil substrates that are unbreakable, rollable, lightweight, and flexible. The 
back-plane electronics providing the active-matrix switching rely on thin-film transistors 
(TFTs).  
Hydrogenated amorphous silicon (a-Si:H) and polycrystalline silicon (poly-Si) 
TFTs are the industry standard for the switching and drive circuitry of monolithic active 
matrix LCD and OLED technology. Overwhelming advantages in favor of poly-Si TFTs 
are motivated by the need to address low electron field-effect mobility (< 1 cm2V-1s-1) 
associated with a-Si TFTs, and enabling integrated complementary metal oxide 
semiconductor (CMOS) circuits with high performance n- and p-channel poly-Si TFT 
devices [5]. However, undesirable large OFF-state leakage current (> 10-10 A) and high 
processing temperature are challenges in poly-Si TFT device development. The large 
leakage current limits charge switching between ON and OFF states. Suppression of high 
leakage current is concentrated on modification of the device structure or pixel circuit 
architecture [6]. There has been mounting interest in the use of oxide thin-film transistors 
(TFTs) as electronic back-plane switching devices for the next generation of large-area 
flat-panel display applications. Zinc oxide (ZnO) is receiving considerable attention as an 
alternative TFT technology due to high transparency in the visible region, high ON-to-
OFF state switching ratio, and improved mobility over opaque a-Si. A snapshot 
comparison of the saturated channel mobility as a function of channel width/length (W/L) 
for various technologies is shown in Figure 1.3. Decreasing mobility with increasing W/L 
is consistent with all technologies presented. This is due to effects associated with contact 




Figure 1.3 Comparison of saturated channel mobility of various TFT active channel 
material as a function of W/L [8-24]. 
 
 
1.2 Zinc Oxide Thin-Film Transistors 
The first reported ZnO insulated-gate field-effect transistor fabricated in a coplanar 
configuration was demonstrated by Boesen and Jacobs in 1968 [25]. The wide band-gap 
(Eg=3.37eV at 300K) of ZnO prohibits device degradation due to carrier photo-generation 
with exposure to light. This intrinsic property alleviates the need for external shielding 
during device operation. In this work, polycrystalline ZnO TFT devices are fabricated 
and the effect of material properties on its DC operating characteristics is discussed. 
While the coplanar configuration is widely used with the conventional MOSFET device 
structure, there are essentially three types of TFT configurations: the coplanar, staggered 
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(top-gate), and inverted-staggered (bottom-gate) structures. The difference in 
configuration is defined by the position of the gate and source/drain electrodes with 
respect to the gate insulator and semiconductor layer. The coplanar structures have all 
three electrodes on one side of the semiconductor layer; whereas, the staggered structures 
have the gate electrode and the source/drain electrodes on opposite sides of the 
semiconductor layer [26]. Figure 1.4 depicts a schematic cross-section of the coplanar, 
top-gate, and bottom-gate ZnO TFTs. Because the bottom-gate TFT is the most 
extensively reported ZnO device of those previously mentioned, we will concentrate on 
its formation. 
Processing of thin film transistors are composed of four key parts: the gate 
electrode, the gate insulator, the ZnO active channel region, and the source/drain ohmic 
contacts. Since the channel region-gate insulator interface is where carrier transport 
predominately takes place, considerable attention has been devoted to its development. 
Fixed interface charges (surface states) at the ZnO-gate insulator interface impede carrier 
flow due to scattering and are detrimental to carrier mobility along the ZnO channel 
region. As a result, the choice of gate dielectric and pre-ZnO layer surface preparation 
plays an important role in interface quality. Silicon dioxide, SiO2, possesses the attributes 
of being an extremely good insulator and is the predominant gate dielectric as evidenced 
in the literature [9,27,28]. Experiments have been reported on the influence of different 
gate dielectrics on ZnO TFT properties. The use of high-k dielectrics (εr>3.9) allows for 
thicker gate dielectrics resulting in reduced gate leakage and increased capacitive 
coupling between the ZnO layer and the gate dielectric. This will make available stable 













Figure 1.4 The schematic cross-section of the (a) coplanar; (b) staggered (top-gate); and 
(c) typical inverted-staggered (bottom-gate) TFT structures. 
 
 
have been several reports on promising alternatives such as Si3N4 [8], SiNx (εr=6) [11], 
(Ba,Sr)TiO3 (εr=16-500) [29-31], Al2O3 (εr=7) [12], HfO2 (εr~30) [32], and 
Bi1.5Zn1.0Nb1.5O7 (εr~51) [33]. Unfortunately, the use of high-k dielectrics does not 
alleviate electrical degradation caused by carrier trapping at the gate dielectric-active 
layer interface. 
From these studies, it is clear that accumulation of carriers forming the conducting 
channel for a thin film transistor have to be physically separated in order to minimize 
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interface trapping and enhance device performance. One way that this can be achieved is 
by inserting a thin higher-gap material, MgZnO, adjacent to the gate insulator interface 
with carrier confinement in the lower-gap material, ZnO, thereby forming a buried-
channel layer for carrier transport experiencing less scattering and surface interface 
trapping [34]. 
 
1.3 Complementary Electronics using Zinc Oxide Thin-Film Transistors 
Flexible electronics that can be subjected to deformation, including twisting, 
bending, and stretching will provide for interesting applications. These applications 
include artificial sensor skin, radio frequency identification tags, and wearable electronics 
on the human body that can be used for computation, information storage, and sensing. 
Semiconducting oxides including polycrystalline ZnO and amorphous indium gallium 
zinc oxide (IGZO) have recently emerged as important candidates for thin film transistors 
intended for flexible electronics due to their relatively high carrier mobility (~10cm2/Vs) 
and ability for low deposition temperature. These flexible transistors can be utilized in 
applications requiring flexible logic circuitry. Digital logic and related electronic circuitry 
would benefit tremendously from a complementary device technology in semiconducting 
oxides. However, these materials are all intrinsically n-type and have not demonstrated a 
reliable means for obtaining p-type thin films. Alternatively, polycrystalline ZnTe thin 
films are intrinsically p-type and exhibit relatively high hole mobility (~5cm2/Vs) at low 
deposition temperatures (~2000C). In this work, ZnO and ZnTe thin film transistors 
(TFTs) are fabricated and characterized. After electrically connecting the TFTs in the 
appropriate configuration, complementary logic inverters are demonstrated. 
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1.4 Objective and Organization of this Dissertation 
The purpose of this dissertation is to develop a buried-channel technique, based on 
the polycrystalline ZnO/MgZnO material system, for improved thin film transistor 
performance and demonstration of a complementary logic inverter based solely on 
inorganic thin film transistor technology. Electron trapping near the gate dielectric/ZnO 
interface of conventional surface-channel ZnO TFTs significantly impacts carrier 
transport and thus limits device performance, specifically the field-effect mobility. Since 
electron accumulation with appropriate biasing occurs in close vicinity of the interface, 
typically on the order of 10nm or less, the fabrication of TFTs where conduction takes 
place in the higher quality ZnO material away from the gate dielectric interface is 
extremely beneficial. Tradeoffs with the thickness and conduction band offset for the 
higher energy gap, MgZnO, material are therefore critical to maintaining electron 
accumulation in the buried-channel. Afterwards p-channel ZnTe TFTs are demonstrated, 
and the integration of these devices with buried-channel n-channel ZnO TFTs for a 
complementary inverter circuit are shown to exploit this technologies’ relevance for 
enabling logic integrated circuits (ICs). Figure 1.5 shows a flowchart of the dissertation 
outline.                                  
Chapter II discusses material growth and characterization of polycrystalline ZnO 
thin films. Basic aspects of growth by pulsed laser deposition (PLD) are reviewed.    The 
structural, optical, and electrical properties of thin film material are characterized by X-
ray diffraction (XRD), transmission electron microscopy (TEM), photoluminescence, and 
Hall-effect measurement. These characterization techniques are later used to characterize 
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the grain size, orientation, optical energy gap, and alloy effects of the II-VI 
semiconductor, zinc telluride (ZnTe), and the alloy, magnesium zinc oxide (MgZnO). 
Chapter III presents the operating and design principles of the TFT device. 
Qualitative description of conventional TFT operation and its dependence on the undoped 
background carrier concentration (NB) and thickness (tZnO) of the active channel layer are 
reviewed. A two-dimensional numerical model of the TFT device assuming homogenous 
material is used to illustrate the effect of NB and tZnO on the TFT semiconducting channel 
and output characteristics. Non-idealities of polycrystalline TFTs, such as field-effect 
mobility and threshold voltage extraction, introduce a certain degree of ambiguity. 
Mobility dependence on gate bias and threshold voltage by power law extraction gives 
insight into the transport characteristics’ dependence on scattering and trapping 
mechanisms at the gate dielectric interface.  
Chapter IV discusses the fabrication and static DC test results of ZnO TFTs. To 
avoid confusion associated with the use of different techniques, conventional square-law 
theory is used to extract the threshold voltage and field-effect mobility of the TFTs. The 
experimental dependence of NB and tZnO on output characteristics are presented, and the 
results are used for developing reproducible TFTs and convey the need for active-channel 
layer tailoring to achieve increased mobility.  
Chapter V presents the optical properties of ZnO/MgxZn1-xO (x=0.17) quantum 
wells (QWs) grown on c-plane sapphire substrates by pulsed laser deposition are 
presented. A blueshift in the low-temperature photoluminescence of the QWs illustrate 
quantum confinement effects as a function of ZnO well widths in the range from 3nm to 
10nm. This demonstration of quantum confinement is suitable for fabricating buried-
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channel TFTs with the lower energy gap ZnO layer and electron accumulation physically 
separated from carrier trapping effects at the gate dielectric interface.  
Chapter VI discusses the fabrication and device characteristics of ZnTe TFTs. The 
ZnTe films exhibiting p-type carrier concentration form the active channel layer of the p-
channel device. ZnTe layers were deposited by ablation of a ZnTe pressed target using 
PLD under vacuum (10-6 Torr). Despite the inferior transistor behavior of the ZnTe 
device, incorporation of the ZnTe and ZnO TFTs in a complementary logic inverter 
circuit demonstrates reasonable transfer characteristics. Static operation of the 
complementary thin-film inverter circuit is characterized and the results analyzed.  
Chapter VII summarizes the obtained results and presents proposed directions for 
future work. Further studies on the introduction of high-k gate dielectrics for higher drive 
currents at lower operating bias are discussed. Exploration of device process techniques 
for a buried-channel ZnO TFT is suggested. Finally, further improvement of the ZnTe 
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PULSED LASER DEPOSITION OF ZNO THIN FILMS   
 
2.1 General Introduction of ZnO Properties  
II-VI compounds giving rise to semiconducting materials cover a considerable part 
of the light spectrum; from near infrared (CdTe) into the ultraviolet (ZnS) region. In 
addition to the established II-VI wide band-gap compounds ZnS, ZnSe, ZnTe, CdS, and 
CdSe and other direct band-gap materials such as GaN and SiC, zinc oxide is a wide, 
direct gap semiconductor (ZnO, Eg = 3.4eV at 300K) which has garnered the focus of 
intense materials research and device development. Distinguishing advantages of ZnO 
include: (i) the availability of large area native substrates [35], (ii) highly transparent in 
the visible region, (iii) an exciton binding energy of 60meV which ensures excitonic 
emission at temperatures above room temperature (kBT = 26meV), (iv) its resistance to 
high energy radiation damage which enables application in hostile environments [36]; 
and (v) its susceptibility to wet chemical processing [37]. The comparison of material 
properties for ZnO and other wide band-gap compounds is given in Table 1. ZnO 
crystallizes in the wurtzite structure with a hexagonal lattice as shown in Figure 2 and is 
similar in energy gap to GaN. Furthermore with a lattice mismatch less than 1.8%, it is 
suitable as an alternative substrate for growth of high-quality GaN epilayers and its alloys 







    a (Ǻ)       c(Ǻ) 
Exciton Binding 
Energy (meV) 
ZnO Wurtzite 3.4      3.25        5.21 60 
ZnS Wurtzite 3.8      3.82        6.26 39 
ZnSe Zincblende 2.7      5.67 20 
GaN Wurtzite 3.4      3.19        5.19 21 
6H-SiC Wurtzite 2.9      3.08        15.1 --- 
 




Figure 2.1 Wurtzite lattice for ZnO illustrating a-plane, c-plane, and m-plane. 
 
been shown to exhibit m-plane (10 1 0) orientation on cubic MgO substrates [39] and a-
plane (11 2 0) orientation on r-plane sapphire [40]. Though the natural structure of ZnO is 
wurtzite resulting in the existence of polarization along the c-axis, growth along these 
alternative orientations provide for nonpolar epitaxial ZnO. 
Additional advantages associated with ZnO and other wide band-gap 
semiconductors are its thermal stability which facilitates high-temperature operation and 
the high breakdown voltage making it ideal for high-power switching devices. While the 
electron drift velocity of GaN and ZnO are comparable, the peak electric field for ZnO is 
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about 100kV/cm higher than GaN [41]. Its direct band-gap and large exciton binding 
energy make it attractive for optoelectronic devices such as ultraviolet (UV) 
photodetectors and blue-UV light emitters, such as light-emitting diodes (LEDs) and laser 
diodes (LDs). Other applications include surface acoustic wave devices [40], gas sensors 
[42], and transparent conducting films for solar cells [43]. The tremendous potential of 
ZnO and novel devices based on the II-VI material is further broadened by band-gap 
engineering. Alloying with CdO and MgO allows for modulation of the bandgap from 
3.0eV (CdyZn1-yO) to 4.0eV (MgxZn1-xO). Heterojunctions based on the II-VI oxide 
semiconductor and its ternaries make possible the fabrication of such devices as high 
electron mobility transistors (HEMTs) [44] and tunable wavelength optoelectronic 
devices.  
Realization of a homogeneous ZnO optoelectronic device requires n- and reliable 
p-type ZnO, which has been problematic. This is analogous to the p-type conductivity 
limitations that once hindered other wide band-gap II-VI materials such as ZnS, ZnSe, 
and GaN; similarly, there is an n-type doping limitation in the case of ZnTe. There have 
been reports on p-type ZnO material with the group V elements N [45], P [46], As [47], 
Sb [48], and Bi [49], though stability and reproducibility are controversial. With smaller 
ionic radii than that of O, N is the most promising dopant though P doping has resulted in 
the lowest resistivity p-ZnO material with ρ=0.6 Ω-cm [50,51]. Nonetheless, several 
authors have reported on the fabrication of ZnO homojunction light emitting devices 
[52]. In the absence of p-ZnO, high-quality heterostructure LED devices are possible and 
have been fabricated using p-GaN [53]. 
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The shallow donor naturally occurring in n-type ZnO is attributed to native point 
defects associated with zinc and oxygen vacancies, interstitials, and antisites [54]. The 
equilibrium concentration of the defect affects the electrical and optical properties of the 
metal oxide. Using first-principle calculations of defect formation energy as a function of 
the Fermi energy, the two most abundant defects in Zn-rich material were shown to be 
zinc (VZn) and oxygen (VO) vacancies which act as donors. Because VO has lower 
formation energy than zinc interstitials (Zni), it is expected to occur in higher 
concentration. Though under O-rich conditions, VZn is the main native point defect. For 
both the Zn-rich and O-rich material, the transition from the -1 to -2 charge state of VZn 
occurs at approximately 0.8eV above the valence band. This is a possible mechanism for 
the pronounced broad-band green luminescence commonly observed at approximately 
2.4eV by radiative transition between shallow donors and acceptors (VZn) [55,56]. 
However, recent density functional theory calculations have shown that hydrogen is the 
likely origin of native donor activity. Because hydrogen (H) is unavoidable in most 
growth environments, it was concluded that compensating effects due to H act to make p-
type doping difficult [57,58].  
Although high quality ZnO substrates have better structural, optical, and electrical 
properties, growth of ZnO single-crystal or polycrystalline thin films allow for variation 
of the film properties and incorporation of dopants by control of deposition conditions. 
ZnO thin films have been grown by various growth techniques, such as: sol gel, rf 
sputtering, metal-organic chemical vapor deposition (MOCVD) [59], molecular beam 
epitaxy (MBE) [39], and pulsed laser deposition (PLD) [60]. In this thesis, PLD is used 
for polycrystalline growth of c-axis oriented ZnO thin films on sapphire (c-Al2O3) 
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substrates for optically characterized quantum well structures and on thermally oxidized 
silicon substrates for eventual fabrication of thin film transistors. 
 
2.2 Basic Aspects of Pulsed Laser Deposition 
Pulsed-laser deposition (PLD) is defined as the formation of thin films and 
multilayer structures on a substrate by a plume of evaporated material created when an 
external pulsed laser source with sufficiently high-energy density ablates a flat target 
surface. The highly energetic plume of ablated species is forward-directed normal to the 
target surface and condenses on a substrate located opposite the target. The substrate is 
bonded to a substrate heater thus allowing good adhesion and making certain epitaxial 
quality for the deposited material. For deposition of metal oxide epitaxial films such as 
ZnO, oxygen (O2) at high ambient gas pressures in the 10-4 to 10-2 Torr range are easily 
pumped into the chamber using a gas inlet valve and regulated with a mass flow 
controller thus enabling control of oxygen stoichiometry.  
PLD offers the following advantages over competing thin-film growth techniques 
such as sputtering, molecular beam epitaxy (MBE), or metal-organic chemical vapor 
deposition (MOCVD): a) simple and versatile experimental setup with economical start-
up cost; b) high-quality film growth at moderate substrate temperatures (typically 
~600oC) with uniformities better than ± 0.5%; c) fast laser pulses giving rise to high peak 
energies which is advantageous for oxide thin films with high melting points [61]; and d) 
easily formed in-situ multilayer structures by target manipulation into and out of the 
beam of the energy source, laser. A schematic diagram of the PLD chamber illustrating 
the cone-shaped plume of target material directed at the heated substrate is shown in Fig. 
2.2(a). Figure 2.2(b) displays the multilayer PLD system used in this thesis. The entire 
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system consists of three primary components: laser source, external optics, and 









                                                
                                                                                     (a) 






Figure 2.2 (a) Schematic diagram of a pulsed-laser deposition chamber illustrating 
expansion of the plume profile and (b)  the multilayer PLD system with KrF (λ = 248 
nm) laser, focusing optics, and chamber. 
 
 
Laser wavelengths between 200-nm and 400-nm are required of the external laser 
source due to the strong absorption exhibited for most materials in this range. As laser 
emission approaches 200-nm, the absorption coefficient of the target material tends to 
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increase and the penetration depth into the target are reduced [62]. This results in a 
thinner layer of the target material surface being ablated and a lower laser fluency 
threshold for ablation. The excimer laser, a gas laser system, emits its radiation directly in 
the UV and is generally the laser of choice for PLD work. Of the active excimer 
molecules used for commercial laser systems, KrF with an operating wavelength of 248-
nm has the advantage of being a high gain system which also delivers sufficiently high 
output pulse energies. The KrF excimer laser with pulse duration of 25nsec used in this 
work was manufactured by Lambda Physik, Inc. 
Between the laser source and the deposition chamber, optical elements are used to 
collect the radiation from the laser and focus it to a point on the target. Because the laser 
energy density (in J/cm2) incident on the target is one of the factors which determines 
crystal quality and preserves composition of the ablated material during growth, 
significant care is taken to align the cylindrical collimating lenses. Once the laser beam 
profile on the target is optimized by way of lens ordering, the laser energy is then set for 
a desired minimum threshold fluence needed to ablate the target material.  
After the laser beam passes through the optical elements, it passes through the laser 
window on the deposition chamber. Thus, the laser window must be periodically cleaned 
and unobstructed so that the desired laser fluence on the target is realized. The spherical 
PLD chamber manufactured by Neocera, Inc. contains the ZnO ceramic target 99.999% 
pure, substrate holder and heater assembly, and variable background gas (i.e. oxygen) 
which enables control of crystalline stability. The ability to adjust the target-to-substrate 
distance, S, is desirable in so far as it allows for adjustment of the growth rate. While a 
smaller S allows for lower laser energy, it also allows for undesired impurities which can 
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be as much as several microns in size being deposited within the thin film during growth. 
However, highly dense targets help reduce the generation of those unwanted impurities. 
Rotating the disk-shaped target attached to a target mount along its rotation axle allows 
for uniform erosion during deposition. As the evaporated target material condenses on the 
substrate, thermal distribution across the substrate surface (1-2.5 cm2) becomes 
significant. Bonding the substrate to the substrate heater with an appropriate adhesive 
improves temperature uniformity. Silver paint, commonly used during microscopy 
sample preparation, is used for bonding due to its thermal conductivity, strong 
mechanical bond, and ease of substrate removal. With a basic foundation of PLD, the 
influence of growth conditions on structural and electrical properties of ZnO thin films 
are discussed next. 
 
2.3 Material Characterization 
ZnO thin films were grown on single-side polished sapphire (0001) and pre-
oxidized silicon (100) substrates by pulsed laser deposition. The rotating single-
crystalline ZnO target (99.999% pure) was placed at a distance of 4cm from the substrate 
and ablated using a KrF excimer laser (248nm, 6 Hz, 25 nsec) with a fluence on the target 
of 1.5 J/cm2. The films were grown at an optimized substrate temperature of 600oC in 
ultra-pure oxygen (99.999%) ambient gas pressure of p(O2)=30x10-3 Torr. Under the 
above PLD conditions, the resulting deposition rate is on the order of ~3 Å/sec. 
The as-grown ZnO films were characterized using various techniques as necessary 
for optimizing growth conditions and gaining insight on details of material quality. 
Material surface morphology and crystalline texture are studied by atomic force 
microscopy (AFM) and x-ray diffraction (XRD), respectively. Film thickness is measured 
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using optical reflectance, and the band-gap of the ZnO layers is gathered from the peak 
wavelength of the near-band-edge signal using low-temp photoluminescence (PL). 
Intrinsic electrical characteristics of the layer are studied by Hall effect measurement. 
The material characterization techniques used in this study are reported below together 
with the corresponding results. A detailed discussion on the structure and optical 
properties of single quantum well structures based on the ZnO/MgZnO material system 
using transmission electron microscopy (TEM) and PL, respectively, are found in 
Chapter 5.      
    
2.3.1 Structural Characterization  
The XRD technique is commonly used to determine the crystalline quality and 
preferential orientation of the ZnO films. All the θ-2θ XRD results shown in this work 
were obtained using a Rigaku X-ray diffractometer with Cu Kα radiation (λ = 1.5406 Ǻ). 
Figure 2.3 (a) & (b) show θ-2θ spectra of polycrystalline thin films having wurtzite-type 
structure and strong growth orientation along the (000ℓ) on Al2O3 (0001) and SiO2/Si 
(100) substrates, respectively. The 2θ diffraction angle occurred at 34.44o for ZnO/Al2O3 
and at 34.5o for the ZnO/SiO2/Si thin film. Based on the peak position of the (0002) 
diffraction, the lattice constant c was calculated using Bragg’s law to be 5.204 Ǻ for ZnO 
thin film on the Al2O3 substrate and 5.195 Ǻ for that on the SiO2/Si substrate. The full 
width at half maximum (FWHM) of the (0002) peak was measured to be 0.26o and 0.28o 
for Fig. 2.3 (a) and Fig. 2.3 (b), respectively. The crystalline grain size is calculated using 
the Scherrer formula given in Eq. 2.1: 






D =                                                            (2.1) 
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where D is the crystallite grain size, λ the X-ray wavelength, θ the Bragg diffraction 
angle, and B the peak width at half maximum (FWHM). Whereas the grain size for a 









Figure 2.3 X-ray diffraction patterns for the ZnO thin films grown on (a) Al2O3 (0001) 
and (b) SiO2/Si (100) substrates. 
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SiO2/Si substrate was 68nm. It has been shown that the FWHM of the (0002) diffraction 
peak from XRD data decreases and the corresponding film grain size increases with an 
increase in ZnO thickness [63]. In this work the growth of ZnO thin films on amorphous 
SiO2/Si substrates for application in thin-film transistors is expected to result in reduced 
stress in the film [64].  
The surface topography of ZnO thin film (~ 90 nm) by PLD on SiO2/Si substrates 
with a substrate temperature of 600oC were studied by atomic-force microscopy (AFM). 
An average surface roughness less than 3nm and grain size of approximately 10nm were 
observed in the as-grown film. Figure 2.4(a) shows the surface image and conduction 
mapping of the film over a 2 x 2 μm2 area. The average surface roughness of the relatively 
smooth poly-ZnO film is about 1.5 nm as shown in Fig. 2.4(b). The film surface showed 
large crystals with good correlation between the topography and electrical mapping at a 
bias of 5V. This confirms good conduction through the thin film without the formation of 


























Figure 2.4 (a) AFM surface image and conduction mapping and (b) surface roughness of 




2.3.2 Optical Characterization  
When light with sufficient energy is incident onto a sample, absorbed photons 
impart excess energy to electrons within the material. This photo excitation causes 
electrons within the material to move into permissible excited states. These excited 
electrons eventually relax to their ground state. With radiative and nonradiative relaxation 
of the electrons, the emission of light called photoluminescence occurs. The most 
common radiative transition in semiconductors is between states in the conduction and 
valence bands. Hence, photoluminescence can be used to determine the band-gap. Thus, 
photoluminescence (PL) is the spontaneous emission of light from a material under 
optical excitation. PL spectroscopy is a nondestructive technique requiring very little 
sample manipulation that is used to optically characterize various material parameters. It 
is a selective and extremely sensitive probe of electronic states of a sample and is usually 
acquired at a temperature between 8K and 300K. This provides access to the energy level 
structure of a system. Features of the emission spectrum can be used to gauge surface 
quality and analysis of structural interfaces. Information gained from the PL peak 
position can be used to evaluate the band-edge emission, peak linewidth to spatial 
uniformity of the band-gap throughout the material, and peak intensity gives a measure of 
the radiative and nonradiative mechanisms present at material surfaces and interfaces.  
The photoluminescence characterization in this work was performed using a 
Kimmon He-Cd (λ = 325nm) continuous wave laser source with a maximum output of 
35mW. The spontaneous emission from the sample after being excited with the cw-laser 
is then collected and focused on a SPEX 500M spectrometer input slit. Inside the 
spectrometer, photoluminescence with different spectral components is separated at 
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different angles by an optical grating. Finally, the output slit of the spectrometer is 
connected to a photo-diode so that the luminescence signal intensities at different 
wavelengths can be recorded as the optical grating scans through a designated angular 
range. A lock-in amplifier detects and amplifies the small AC signal from the 
spectrometer. It then uses a phase sensitive detection technique at a specific reference 
frequency and phase to reject noise signals other than the reference frequency. A spinning 
chopper is used to synchronize the light from the continuous laser source with the lock-in 
amplifier. Background noise associated with the detected signal is therefore attenuated 
using this standard lock-in technique resulting in an optimized signal-to-noise ratio.  
Energy band gap of ZnO (MgZnO will be discussed in Chapter 5) are thus 
determined by corresponding PL peaks. PL spectrum measured at low temperature for 
PLD ZnO material grown at 600oC is shown in Figure 2.5. Radiative transitions in 
semiconductors also involve localized defect levels. Assignment of the emission peak at 
3.36 eV is attributed to the neutral donor-bound exciton (DoX). As mentioned previously, 
DoX energy is 60meV in ZnO thus the actual band-gap is 3.42eV at T=10K. The intensity 
of the green luminescence (GL) band, centered around 2.3 eV, is used as a measure of the 
deep-level defects (i.e. VO and Zni) commonly associated with bulk and epitaxial ZnO.  
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Figure 2.5 Photoluminescence spectra measured at low temperature for ZnO material 
grown at 600oC. 
 
2.3.3 Electrical Characterization  
A result of considerable stress due to the lattice mismatch (~18%) between the 
deposited ZnO film and the Al2O3 substrate is an array of threading dislocations forming 
nanocrystalline grains separated by grain boundaries in the thin film. There is a high 
density of defects associated with the grain boundaries, which along with the point 
defects (VO and Zni) cause an increase in the n-type background (undoped) concentration 
of polycrystalline ZnO. The grain boundaries also have a significant influence on 
electrical conductivity. Electrical conductivity parallel to the grain boundary is higher 
than the lateral conductivity. In practical application, carrier transport normal to the grain 
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boundaries is detrimental for high-performance transistors. Hence, post-annealing is used 
to decrease the dense number of grain boundaries thus improving the crystallinity of the 
ZnO thin film. Additionally, growth with low p(O2) has the largest number of oxygen 
vacancies, the electron concentration and conductivity is higher than ZnO at higher 
pressure. The stoichiometry improves with increasing oxygen supply, because the 
number of oxygen vacancies will decrease. With fewer oxygen vacancies, the resulting 
ZnO has a lower background concentration and higher resistivity. 
It was found that the electrical properties of ZnO films on c-plane Al2O3 were 
dependent upon its thickness. Hall-effect measurements were used to characterize the 
films all grown under the same (i.e. temperature, pressure, laser fluence) conditions. The 
van der Pauw technique was used to determine the background carrier concentration 
(NB), resistivity (ρ), and Hall mobility (μ) as a function of the ZnO thickness, as shown in 
Fig. 2.5 (a) & (b). Relaxation of stress in the ZnO film occurs with thicker films resulting 
in the increased crystallite grain size and fewer grain boundaries. Less the number of 
grain boundaries, the electrons experience less scattering and enhanced transport 
mobility. As will be shown in Chapter 3 and 4, ZnO TFTs are limited to channel 
thicknesses less than 60nm for current saturation due to channel “pinch-off”. This 












Figure 2.6 (a) The background concentration and resistivity and (b) carrier mobility of 
polycrystalline ZnO deposited on c-plane Al2O3 as a function of film thickness.  
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2.4 Conclusion  
In conclusion, ZnO thin films can be grown by various physical deposition 
technologies.  PLD offers the advantage of an economical experimental setup for growth 
of films at moderate substrate temperatures. Careful selection of the laser power density 
and appropriate beam profile of the excimer laser used to ablate pressed targets, along 
with manipulation of the PLD growth conditions (i.e. temperature, partial pressure, and 
gas flow rate), are analyzed to reduce particulate formation and 2D nucleation in favor of 
promoting unit-cell layer transport in ZnO thin films. A technique is developed for 
optimized growth of ZnO thin films to serve as active channel layers of a TFT based on 
these studies. The material study on ZnO material was characterized by XRD, AFM, PL, 
and Hall measurement. The studies provided valuable information concerning the 
structural, optical, and electrical properties of ZnO. From the electrical characterization, 
it was concluded that growth of thin films (30 – 50 nm) with background concentrations 












THE N-CHANNEL ZNO THIN FILM TRANSISTOR IN STATIC OPERATION 
 
3.1 Introduction 
As discussed in Chapter II, lower carrier concentrations are observed with 
increasing polycrystalline ZnO film thickness, resulting from the increase in the grain 
size [65]. However, ZnO TFT channel thicknesses are usually on the order of 40nm to 
ensure current saturation at low operating bias. This chapter provides qualitative details 
of the device structure and the basic theory of operation on which the TFT is based. 
Further, the simulated dependence of ZnO carrier concentration and channel layer 
thickness on TFT DC characteristics is discussed. Basic steps of TFT fabrication will be 
given in Chapter IV along with the device experimental DC characteristics.  
The structure of TFTs differ from the conventional metal-oxide-semiconductor 
field-effect transistor (MOSFET) in so far as the typical n-channel MOSFET (NMOS) 
consist of two n+ regions diffused into a p-type substrate forming the source and drain 
contacts. Conversely for the n-channel TFT in the bottom-gate configuration, ohmic 
contacts with low specific contact resistance on the undoped ZnO semiconductor surface 
form the source and drain electrodes. This simplified structure of the n-channel TFT 
distinguishes the device from the NMOS and its normal mode of operation. 
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3.2 ZnO TFT Regions of Operation 
A cross-sectional view and basic features of the ZnO TFT with an adjoining 
coordinate system is shown in Fig 3.1. The basic device dimensions are the channel 
length L in the y-direction, the channel width W in the z-direction, and the ZnO channel 
depth dZnO in the x-direction. TFTs are field-effect transistors which operate as majority 
carrier devices in the accumulation regime. In the device of Fig. 3.4, positive bias applied 
to the gate electrode with respect to the grounded source electrode induces an excess (or 
accumulation) of negative charge in the proximity of the ZnO-SiO2 interface. These 
electrostatically induced electrons form a conducting channel and allows current to flow 
from the drain to the source. It is important to note that the source and drain contacts are 
ohmic with minimal resistance; furthermore unlike in a MOSFET, no depletion region 
forms between the source and drain contacts to isolate the conducting channel from the 
remaining ZnO surface. As a result, switching the TFT from its off-state (no conducting 
channel) to its on-state (conducting channel) is solely limited by the conductivity of the 
ZnO thin film. In principle, the absence of a depletion region suggests that the threshold 
voltage (VTH), the minimum gate voltage required to induce a conducting channel, should 
be zero. However, a measurable VTH is observed for TFTs and depends on the quality of 
the ZnO-SiO2 interface. Initial electrostatic induction of electrons at low gate bias (sub-
threshold regime) suffers from surface state trapping at the ZnO-SiO2 interface. This has 
a detrimental effect on carrier transport along the ZnO channel layer and therefore 
negligibly small drain-to-source current flow. With further increase in gate voltage, the 
traps are eventually filled resulting in the formation of a conducting channel. The gate 
voltage at the onset of the conducting channel is defined as the turn-on voltage, Von.    
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Figure 3.1 Cross-section of a typical ZnO bottom-gate TFT device. 
 
 
Beyond this point, the channel becomes increasingly conducting in keeping with 
accumulative electron charge having increased carrier mobility. This carrier mobility 
dependence on gate bias will be discussed further in Chapter 4.  
 
3.2.1 Depletion of Charge 
When a negative bias is applied to the gate electrode, carriers in the n-type 
semiconductor are withdrawn and a depletion region forms at the gate-insulator surface. 
The extent of the depletion region is related to increasing negative gate bias. Thus, the 
depletion region widens as more electrons are withdrawn. The TFT is said to be in its off-
state (no conducting channel). Fig 3.2 shows the schematic of a ZnO TFT operated in 
depletion. For wide band gap materials with overwhelming inherent n-type conduction 
such as ZnO, the bands are bent upward however the valence band is not closer to the 
Fermi level than the conduction band.   
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3.2.2 Accumulation of Charge 
With a small positive drain bias, a negligibly small drain current will flow due to 
leakage currents and the conductivity of the thin film. Increasing the gate bias above zero 
(VGS > VDS > 0) results in the accumulation of charge at the ZnO-SiO2 interface. The 
charge adjacent to the interface surface is now larger than that uniformly distributed 
throughout the remaining semiconductor volume and the thickness of this resulting 
surface accumulation layer is given by [66]  





L =                            (3.1) 
where VS is the semiconductor surface potential and ES the surface field. Fig. 3.3 shows 
the surface accumulation layer thickness as a function of VGS for a ZnO TFT while 
varying carrier concentration in the semiconductor and use of different gate dielectric 
(SiO2) thickness. The thickness of this layer is small on the on the order of 40Ǻ and 







Figure 3.3 Surface accumulation layer thickness as a function of VGS for a ZnO TFT with 
varying carrier concentration in the semiconductor, different gate dielectric (SiO2) 





 A schematic of the ZnO TFT illustrating the accumulation of negative charge in the 
vicinity of the ZnO-SiO2 interface is shown in Fig. 3.4.  Hence, the device operates in the 
linear region and behaves like a voltage- controlled resistor with a small drain current. At 
some point along the channel where the drain bias equals the gate bias (VDS=VGS), a 
depletion zone (i.e. absent of free charge) begins to develop near the drain contact. Once 
the drain bias is increased above the gate bias (VDS > VGS > 0), the depletion zone width 
increases thus effectively reducing dZnO. The depletion zone eventually extends across the 
entire thickness of the ZnO layer near the drain contact resulting in the onset of pinch-off,  
 
Figure 3.4 Schematic of a ZnO thin-film transistor illustrating the development of a 
depletion zone near the drain contact. For VDS > VGS, pinch-off of the entire channel 
thickness occurs near the drain. 
 
and the drain current saturates. The depletion zone width, Wdepl(y), at a distance y from 
the source is given by [67] 


























              (3.2) 
where εZnO is the ZnO dielectric constant, Cins is the capacitance of the gate dielectric, and 
V(y) is the drain voltage variation as a function of distance y along the semiconducting 
channel. Therefore, current saturation is determined by device geometry and material 
 37
properties. Fig. 3.5 gives the ZnO TFT maximum depletion zone width as a function of 
VDS and VGS. The figure suggests pinch-off for the entire thickness of the ZnO layer at a 
VGS=10V and VDS=15V for a ZnO TFT device with <40nm channel thickness 
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Figure 3.5 Depletion region width allowing TFT channel pinch-off as a function of VDS 
and VGS for a background concentration of NB=5x1017cm-3. 
 
 Calculation of the device current-voltage characteristic consists of considering a 
differential drain voltage for an elemental section dy of the conducting channel, given by 
[68]   








               (3.3) 
 38
where μ represents constant carrier mobility, Qacc(y) is the total accumulated charge per 
unit area induced at a position y along the channel, and Qbulk is the bulk charge for n-type 
ZnO at equilibrium. Consistent with field-effect transistor operation, the drain voltage 
VDS drop is a function of its position along the channel from (y = 0, V(y) = 0) at the source 
to (y = L, V(y) = VDS) at the drain contact. At low drain bias, Qacc is uniformly distributed 
over the entire channel and Qbulk is a constant given by 
      ZnOBbulk dqNQ −=                          (3.4) 
where q is the elemental charge with the sign of the majority carrier, NB is the 
background concentration of ZnO, and dZnO is the thickness of the ZnO film. The total 
charge induced in the ZnO thin film forming the accumulation layer is given by 
      )(yVVVCQ fbGSinsacc −−−=                (3.5) 
 where VGS is the gate-to-source voltage, Vfb is the flat-band voltage which accounts for 
the work-function difference between the ZnO material and the gate electrode, and V(y) 
is the drain voltage drop along the channel. Under ideal conditions, Vfb is considered to 
be negligible. Substituting Eq. (3.4) and (3.5) into Eq. (3.3) yield  
 
    ( )( )[ ]dVdqNyVVCWdyI DV ZnOBGSinsLD ∫ +−=∫ 00 μ .             (3.6) 
 
The drain current as a function of the drain voltage at any point along the channel can 
now be obtained from Eq. (3.6). Drain current-voltage characteristics are derived for the 
linear and saturation regions of operation, as will be discussed in Chapter 4. It is worth 
noting that the expression for Qbulk in Eq. (3.4) is no longer a constant value and now 
becomes 
       ( ))(' yWdqNQ deplZnOBbulk −−= .               (3.7) 
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The depletion zone which forms near the drain contact will eventually cover the entire 
ZnO layer thickness near the drain contact; thus, the pinched off channel is now free of 
accumulated charge and the drain current saturates.   
 
3.3 Two-Dimensional ZnO TFT Device Simulation 
Numerical simulations of ZnO TFT DC characteristics provide an efficient means 
for complementing experimental investigations. The particular effects of physical 
parameters, such as channel thickness and carrier concentration, on the electrical 
behavior of TFTs cannot always be adequately modeled with one-dimensional analysis. 
In this thesis, two-dimensional simulations are used to better understand experimental 
results and further device development. Steady-state numerical simulations are performed 
using the two-dimensional device simulator Sentaurus Device [69], a commercial 
package by Synopsys, Inc. Because the simulation was originally configured for 
crystalline silicon devices, it is worth noting that the entire ZnO channel layer is assumed 
to be homogeneous. However, changes to the numerical settings to simulate the material 
ZnO allow for analysis of DC characteristics of the TFT based on this material. The 
simulated TFT device structure, illustrating contours of electron density in the channel 
region, shown in Fig. 3.6 consists of a 700Å SiO2 gate insulator beneath a ZnO channel 
layer. The source-drain contact separation used is 10μm, and the bottom-gate contact is 
set to 14μm with a 2μm source/drain to gate overlap. Ideal ohmic contacts with low 
specific contact resistance are assumed for the source, drain, and gate electrodes. 
Parasitic resistance associated with the source and drain contacts is considered to have 
negligible influence on TFT characteristics in the long-channel device (W=100µm, 
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L=10μm) [70,71]. As a result, the TFT ON resistance in the linear regime (VDS < VGS) is 















            (3.8) 
 
 








               (3.9) 
When VDS > VGS, a depletion zone forms at some point along the channel, 
replacing the channel accumulation in the first few nanometers near the ZnO-SiO2 
interface. In this region, free electrons are depleted and the channel consists only of the 
bulk charge Q0 = qμnNB. The channel resistance now becomes a function of the depletion 
layer width and is given by 







                     (3.10) 
where dZnO is the ZnO channel thickness and Wdepl(y) is the depletion layer width at y. 
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A uniform ZnO background carrier concentration profile is defined for the entire 
channel layer. Inclusions of donor traps were exponentially distributed at the ZnO-SiO2 
interface with the following expression: 







=               (3.11) 
where N0 is the peak trap concentration originating at the interface, E0 is the central 
energy of the trap from the conduction band, and Es is the width of the trap distribution. 
In the simulation, the trap distribution was varied until there was good agreement 
between the numerical model and experimental output data. The resulting trap density 
was set at N0=1013cm-2, the exponential trap distribution was centered at the conduction 
band E0=0, and the trap width was Es=35meV [72].  
 
3.3.1 Effect of the ZnO Channel Thickness 
The on-current and drain current saturation depends critically on the channel layer 
thickness in the TFT structure shown in Fig. 3.6. Increasing the channel layer thickness 
leads to higher on-current. One of the justifications for this is that the channel resistance 
decreases with increasing channel layer thickness. As a result, the conduction current 
flowing from the drain through the channel to the source experiences less opposition. As 
shown in Fig. 3.7, simulated characteristics of higher on-current with increasing channel 
layer thickness comes at the expense of degraded drain current saturation. This occurs as 
the variable thickness of the channel layer dZnO – Wdepl(y) between source and drain is 
excessively thick such that “pinch off” requires much higher drain voltage. In agreement 
with Fig. 3.5, current saturation is not observed for channel layer thicknesses >40nm with 
a background concentration NB=5x1017cm-3 and operating voltages of VGS=10V and 
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VDS=15V. Fig. 3.8(a) and (b) show the results of a 2D simulation of a ZnO TFT where 
the channel region has contour lines indicating the electron density along the ZnO 
channel layer. The depletion region for the 20nm device (Fig. 3.8a) is depleted of free 
carriers and its width pinches off the entire channel. Likewise, the depletion region for 
the 100nm device (Fig. 3.8b) is depleted of free carriers, but its width is not sufficient 
enough to pinch off the channel. For a ZnO background concentration of NB=5x1017cm-3 
and low operating voltages (VGS=10V and VDS=15V), channel pinch-off (current 








































Figure 3.8 Distribution of electron concentration contour lines for (a) 20nm and (b) 
100nm ZnO TFTs. 
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3.3.2 ZnO Carrier Concentration Dependence 
Figure 3.9 shows the dependence of the carrier density of undoped n-type ZnO 
thin film on the on-current and current saturation for a TFT with a 30nm thick channel 
layer. The on-current increases for high carrier concentrations, though current saturation 
would only occur at much higher drain operating voltage, for a given gate voltage. Even 
though a combination of carrier transport mechanisms (i.e. grain boundary scattering) 
influence the enhanced on-current, higher carrier concentrations providing more free 
carriers even after ZnO-SiO2 interface trap filling is thought to be the primary 
mechanism. As shown, clear channel pinch-off is observed for NB ≤ 7x1017cm-3 under 
low voltage operating conditions. The effect of the carrier concentration on the depletion 
layer that forms near the drain contact was previously explained and is illustrated with the 
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Figure 3.9 Simulated characteristics of the ZnO TFT in Figure 3.6 for different 






Figure 3.10 Distribution of electron concentration contour lines for 30nm ZnO TFT with 
(a) NB = 5x1017cm-3 and (b) NB = 1x1018 cm-3. Pinch-off (current saturation) observed for 
lower carrier concentration.  
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The dependence of carrier concentration on the off-state leakage current is also a 
major requirement for the application of ZnO TFTs. Along with high on-current, low 
leakage current is needed for good selection of the on/off ratio. When VGS=0V, a general 
form for the TFT off-state leakage current (Ioff) with respect to the ZnO thickness and 
carrier concentration of the channel layer is given by   






=              (3.12) 
where σ is the electrical conductivity. Off-state ID-VDS curves are shown in Fig. 3.11 for 
different carrier concentrations and channel layer thickness. At high carrier concentration, 
Ioff is purely ohmic and scales with thickness; whereas for lower concentrations, Ioff 
decreases with decreasing thickness due to depletion effects. This is illustrated in Figure 






















Figure 3.11 Simulated Ioff-VDS characteristics of the ZnO TFTs for different background 






Figure 3.12 Distribution of the electron density in the off-state for a (a) NB = 5x1017cm-3 
and (b) NB = 5x1018cm-3 ZnO TFT with a 31nm thick channel. 
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3.4 Conclusion  
In summary, a perspective view and qualitative discussion of TFT operation 
distinguishing accumulation or depletion of carriers with application of gate voltage were 
discussed. Additionally, 2-D simulation models were used to provide an efficient way of 
investigating the effect of physical parameters on device characteristics, to be 
experimentally presented in Chapter 4. The “on” current and drain current saturation 
depends critically on background carrier concentration arising from ZnO material defects 
and the geometry of the ZnO channel. This chapter introduces a two-dimensional model 
of the TFT device illustrating the accumulation of electron charge at the ZnO-SiO2 
interface and the creation of the depletion layer near the drain contact. The on-current and 
off-current increases with channel thickness and carrier concentration at the expense of 
current saturation. This presents a trade-off for the particular device application. In 
Chapter 5, the 2-D device simulations presented in this chapter are used to model a 












FABRICATION AND DC CHARACTERISTICS OF  ZNO TFT DEVICE 
 
4.1 Introduction  
This chapter discusses the fabrication of the ZnO TFT and experimental results of 
electrical characterization under static operation. The “on” current and drain current 
saturation depend critically on background carrier concentration arising from ZnO 
material defects and the geometry of the ZnO channel. Hence, the experimental 
dependence of ZnO material properties and channel thickness will be reported. 
Alternative analytical approaches for mobility dependence on gate bias and power-law 
extraction of threshold voltage better characterize the non-idealities associated with 
polycrystalline TFTs.  
 
4.2 ZnO TFT Fabrication 
The polycrystalline ZnO films used to fabricate bottom-gate TFTs were deposited 
on 1cm2 thermally grown SiO2/p-Si (100) substrates by pulsed laser deposition (PLD). 
The p-type Si substrate is degenerately doped to serve as the gate electrode, and the SiO2 
layer serving as the gate insulator was approximately 700Å thick. SiO2 has the advantage 
of being a stable, reproducible gate dielectric which allows for focus specifically on the 
ZnO channel characteristics. The ZnO films, with different thicknesses, were grown at a 
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substrate temperature of 600oC and varying partial pressure, from 10mTorr to 50mTorr. 
A KrF excimer laser operated at 248nm was used to ablate a commercial ZnO target. The 
laser repetition rate and pulse energy density were 6Hz and 2 J-cm-2, respectively.  
 The success of the TFT device depends on the realization of high-quality ohmic 
contacts. The source and drain ohmic contacts are defined by conventional 
photolithography and e-beam evaporation metallization of Ti(300Å)/Au(700Å). Previous 
reports on the specific contact resistance of Ti/Au ohmic contacts to undoped ZnO are in 
the range of 10-4 to 10-5 Ω cm2 [73,74]. In the next fabrication step, isolation of the 
devices is performed with photolithography patterning and a buffered hydrofluoric acid 
(BHF) etch. In the final processing step, patterning and e-beam evaporation of 
Ni(500Å)/Au(1000Å) gate metallization formed good ohmic contacts to the p-type 
silicon.  Fig. 4.1(a) and (b) show a scanning electron micrograph and cross-section of the 
ZnO TFT. 
 
Figure 4.1 (a) Top view of a scanning electron micrograph and (b) cross-sectional view 
of a L=10μm     (W/L = 10:1) ZnO TFT. 
 
 
4.3 ZnO TFT Electrical Characteristics 
Analysis of the current-voltage (I-V) characteristics for a TFT is in effect similar 




Si Substrate / Gate
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made in order to model the I-V characteristics: (1) the effective channel mobility is 
constant; (2) the source and drain ohmic contacts to ZnO have negligible contact 
resistance; (3) the flat-band voltage, Vfb, is taken to be much smaller than the threshold 
voltage, Vth, and thus negligible; and (4) the charge concentration is uniformly distributed 
throughout the thin-film. Another implied assumption is that the thickness of the thin 
ZnO semiconductor layer, dZnO, is much less than the channel length, L. This condition is 
consistent with the gradual-channel (long channel) approximation where the transverse 
electric field, E⊥ ≈ VGS/dZnO, is much larger than the electric field along the channel, E║ ≈ 
VDS/L.  
An analytical solution for the drain current expression in Eq. 3.4 will now be used 
to derive basic characteristics of TFT operation in the linear and saturation regions. When 
a sufficient bias is applied to the gate, a conducting channel forms between the source 
and drain electrodes. For a small VDS, the increase in ID is linearly proportional to VDS for 
a given VGS (the linear region). Thus, the low conductivity channel is analogous to a 
constant resistance and the drain current is expressed as   

















WI μ                 (4.1) 
where W is the channel width, L is the channel length, Cins is the capacitance per unit 
area of the gate insulator, VTH is the threshold voltage, and µeff is the field-effect 
mobility. For the condition when VDS ≥ VGS-VTH, the conducting channel is in saturation 
(pinch-off) and the region near the drain contact is depleted of free carriers. The drain 
current, ID, now increases independently of the drain bias, VDS.  




WI −=                (4.2) 
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Measured current-voltage, ID-VDS, output characteristics of a ZnO TFT with the linear 




Figure 4.2 Measured current-voltage, ID-VDS, characteristics of a ZnO TFT for a 30nm 
thick channel. 
 
characteristic, ID-VGS and DI -VGS, shown in Fig. (4.3) are a measure of the saturated 
drain current as a function of gate voltage for a sufficiently high VDS value. Extrapolating 
the DI  as a function of VGS curve down to the x-intercept indicates the threshold 





 The threshold voltage extracted in Fig. (4.3) using the general square-law model 





Figure 4.3 Measured transfer characteristics, ID-VGS and |ID|1/2-VGS, of a ZnO TFT with 
31nm channel thickness. 
 
conventional MOSFET at low doping levels, VTH in principle marks the onset of an 
inversion layer. Thus, it indicates the “threshold” where the MOSFET transitions from 
the off-state to the on-state. However as observed for the TFT, there is significant current 
flow for VGS less than zero. To address this uncertainty, a turn-on voltage, Von, identified 
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at approximately -10V is introduced. Using power-law dependence with gate bias, 
extraction of the threshold voltage (Von≈VTH) will be discussed and applied to a ZnO TFT 
in Section (4.4.2).   
 According to Eq. (4.2), the saturation mobility is derived from the slope of the 
DI -VGS curve.  












              (4.3) 
From the measured characteristic (Fig. 4.3), a saturation mobility of μSAT = 1.8 cm2/V s 
and threshold voltage of VTH = 4V is obtained. A significant current flows at VGS=0 
suggesting that the TFT operates as a normally-on n-channel device. Further explanation 
on the extraction of the TFTs field-effect mobility and threshold voltage is given in 
Section (4.4.1) and (4.4.2). While improvement of TFT field-effect mobility has been 
central to most efforts to enhance device performance, the utility of ZnO TFTs also 
depends on current ON/OFF ratios. Both, the ON current and the OFF current, are directly 
dependent on the device geometry and material quality. Additionally, practical use of 
TFTs for pixel switching requires current ON/OFF ratios greater than 106. The measured 
characteristic of the ZnO TFT in Fig. 4.3 shows an ION/IOFF = 109 and had a low gate 
leakage current, IG=10-11 A.  
 
4.3.1 Influence of Active Channel Thickness 
 
The effect of the channel layer thickness on the electrical characteristics of ZnO 
TFTs was simulated in Sec. 3.3.1. In this section, the experimental dependence of the 
field-effect mobility, drive current, and on-to-off current ratio as a function of active 
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channel layer thickness, dZnO, is discussed. All of the active channel layers were 
deposited under similar growth conditions. It is expected from Fig. 2.6 that the carrier 
concentration will decrease and the mobility will increase due to less carrier scattering for 
increasing dZnO. This was indeed confirmed by the ID-VDS curves (VGS=8V) in Fig. 4.4 
for dZnO from 20 to 60nm. Current saturation of the 20-nm TFT is a direct manifestation 
of channel pinch-off, implying that the entire channel thickness is depleted of free 
electrons near the drain contact. The current saturation for the thinner channel comes, 
however, at the expense of lower drive current. This is related to the  
 
Figure 4.4 Output characteristics of ZnO TFTs as a function of active channel thickness 
deposited under similar growth conditions.  
 
increase in the channel resistance with decreasing channel thickness (Eq. 3.3).  From the 
transfer characteristics, the field-effect mobility of the 20, 39, and 59nm devices were 
estimated to be 2.0, 3.0, and 3.7-cm2/V-s, respectively. Moreover, Ion/Ioff increased from 3 
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x 104 to 3 x 106 for thicker channels. The results are consistent with less scattering due to 
increased grain size for increasing ZnO thickness.    
 
4.3.2 Influence of Carrier Concentration 
 
The performance and device characteristics of ZnO TFTs with varying carrier 
concentration were investigated. A similar trend of the channel resistance with varying 
channel thickness is found for the influence of the background carrier concentration of 
the active thin-film channel. According to the discussion in Sec. 2.3.3, the crystal quality 
of the ZnO film improves as the film thickness increases. The relaxation of the stress in 
the thicker films paves the way for decreasing defects causing a decrease in the carrier 
concentration. Resistivity increases with decreasing carrier concentration, suggesting the 
dependence of TFT characteristics on intrinsic ZnO properties. Fig. 4.5(a) show that the 
ZnO TFTs with similar thickness exhibit typical field-effect characteristics with higher 
drive current for increasing carrier concentration. Carrier concentration was examined by 
Hall measurement of co-deposited thin films on sapphire substrates. Higher off current, 
reduced on-to-off current ratio, and decreased mobility are observed for larger 














                                                                                              
(b) 
 
Figure 4.5 Output characteristics of ZnO TFTs as a function of carrier concentration 
deposited under similar conditions.  
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4.4 Non-idealities of Polycrystalline TFTs 
Theoretical derivation and calculation of drain current versus drain and gate 
voltage characteristics for TFTs are commonly obtained using the gradual-channel 
approximation, discussed in the previous section. Because conduction takes place in a 
surface layer within 40Ǻ proximity of the SiO2/ZnO interface, it is expected that TFT 
characteristics will be influenced by trapping at surface states. The influence of these 
surface states may vary along the channel and cause detrimental effect on the field-effect 
mobility. It is also thought to introduce ambiguity with respect to extraction of the 
threshold voltage, and its distinction from the turn-on voltage. In this section, non-
idealities associated with polycrystalline TFTs are discussed and expressions for TFT 
characteristics derived based on approaches given by Hoffman and Ortiz-Conde for the 
channel mobility and threshold voltage, respectively [75,76].  
 
4.4.1 Mobility Dependence on Gate Bias 
 
The field-effect mobility, μFE, is a performance measure which is directly 
proportional to the operating speed of a TFT. It quantifies the transit time for an electron 
to cross the ZnO channel region from the ohmic source contact to the drain contact. The 
transit time, τ, is given by  








                      (4.4) 
where L is the channel length, μFE is the field-effect mobility, and VDS is the drain-to-
source voltage. Therefore, μFE describes the TFT’s “switching time” from the ON-state to 
the OFF-state and, as expressed in Eq. (4.1) and Eq. (4.2), when increased leads to higher 
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drive currents. With a positive external bias applied to the gate electrode, mobility 
associated with initial electron charge injection from the source contact in the 
polycrystalline ZnO channel suffers predominately from grain boundary scattering and 
ZnO-SiO2 interface trapping [72]. Increasing the positive gate voltage to higher values 
increases the accumulation of electron charge in the channel region, specifically at the 
ZnO-SiO2 interface. This additional charge essentially suppresses the detrimental carrier 
transport mechanisms owing to free carrier “screening” of scattering charges and filling 
of trap states; consequently, further induced charge is free to drift, in the process, 
experiencing increased mobility. The charge screening effect for polycrystalline material 
is illustrated in Fig. 4.6.  
 
       (a)              (b) 
 
Figure 4.6 Effect of carrier transport in the ZnO TFT channel region (a) by scattering and 
trapping mechanisms and (b) “screened” fixed charge from polycrystalline grain 
boundaries for higher channel charge [64].  
 
This mobility dependence on gate bias is in direct contradiction to the constant 
μFE commonly expressed for field-effect devices. R. L. Hoffman has developed 
methodology for average mobility, μavg, and incremental mobility, μinc, extraction based 
on basic understanding of device operation [75]. This method of analysis is used to 








intentional rationale for labeling the two channel mobilities as μavg and μinc. Since the 
transverse electric field at each point in the conducting channel depends on the gate bias, 
one should expect that analytical mobility expressions related to charge transport will be 
a function of gate bias.  
In order to characterize the gate-dependent channel mobility of a TFT, a set of 
transfer curves measured for VDS ranging from 10mV to 15V are presented in Fig. 4.7. At 
high gate bias the 5, 10, and 15V curves are essentially overlaid while those curves less 
than 1V are separated by a decade in current. This distinction in the separation of the 
transfer curves allows for determination of the transition from the linear region to the 
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Figure 4.7 Set of, log |ID|-VGS, transfer curves measured for VDS ranging from 10mV to 




 entire length of the channel is essentially uniform (i.e. the depletion layer near the drain 
contact is nonexistent). With this small VDS, and sufficient VGS to ensure above-threshold 
current conduction where drain current is drift-dominated, Eq. (4.1) is modified and 
becomes 
( )[ ]DSTHGSinseffD VVVCL
WI −≈ μ
2
, THGSsatDSDS VVVV ><< ;0 ,    (4.5) 
which is an approximation for linear region operation of the TFT. 
TFT carrier mobility is now derived from the channel conductance (variation of ID 
with VDS), gch, given by 















lim)(                   (4.6) 
at small drain bias (< 1V) where the conductance is expressed as a function of VGS. The 
VDS= 100mV and VDS=1V transfer curves where chosen for calculation of gch from the 
TFT’s measured data in Fig. 4.5. Substituting Eq. (4.5) in Eq. (4.6) yields 
             )()()( THGSinsGSavgGSch VVCVL
WVg −= μ     (4.7) 
where μavg is the average mobility of the induced channel charge expressed as Qind = 
Cins(VGS-VTH). Rearranging equation (13), μavg  



















==μ              (4.8) 
corresponds to the average mobility of all induced charge in the channel as a function of 
VGS. Eq. (4.8) is similar to the usual approach for extraction of μFE; if not for the fact, μavg 
(VGS) defines and calculates the mobility as a function of VGS as shown in Fig. 4.6. Thus, 
μavg characterizes the average mobility of cumulative charge induced in the channel.  
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 It can be further seen from Fig. 4.8 that the incremental mobility, μinc, also varies as 
a function of VGS. In principle, μinc characterizes the mobility of incremental charge, 
ΔQind, induced in the channel as a function of incremental VGS, ΔVGS. This explicitly 
accounts for the incremental increase of induced charge in the channel with incrementally 
increasing VGS. For instance, μinc is generally taken to increase at higher VGS as interface 
traps are gradually filled and additional incremental charge is induced. However, it is 
important to note the effect of grain boundary trap state densities and grain size of the 
nanocrystalline ZnO thin film on TFT performance characteristics. The gate bias assisted 
accumulation of carriers is limited by the number of grain boundaries along the channel 
length. Variation of the potential barrier (Vb) associated with each grain boundary is also 
gate bias dependent. For VGS values above threshold, Vb reduces to a value comparable to 
kT/q and has a small contribution in control of the mobility; although, the field-effect 
mobility does have an inverse exponential dependence on the number of grain boundaries 
[72]. The μinc is defined by differentiating the conductance, gch (VGS), with respect to VGS 
by 












= ,    (4.9) 
resulting in 












=μ .                      (4.10) 
  The above set of equations, Eq. (4.6) to (4.10), enable the analytical calculation of 
μavg-VGS and μinc-VGS. As the mobility of induced charge within the TFT channel region, 
for a given interface quality, depends on scattering and trapping mechanisms, μinc(VGS) 
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gives insight into the transport characteristics for incremental increases in VGS. Although 
μavg(VGS) is more practical for device characterization, because it defines the average 




























4.4.2 Threshold Voltage by Power Law Extraction  
The threshold voltage, VTH, is an important parameter which introduces a certain 
degree of ambiguity for thin-film transistors. The basic operating principle of the 
threshold voltage specifies the transition from the sub-threshold regime, where the drain 
current increases exponentially with increasing gate voltage, to the above-threshold 
regime [77]. The threshold voltage of ZnO TFTs, like thin-film transistors based on other 
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materials, is marked by the gate voltage where the accumulated majority carrier density at 
the ZnO-insulator interface equals the trap density [78]. Typically, TFTs are operated at 
high drain biases which provide a current larger than the ohmic current associated with 
the ZnO material. Thus VTH extraction is performed here with drain current operation in 
the saturation region ensured by setting VGS=VDS. As illustrated in Fig. 4.3, VTH is 
determined by plotting DI  vs. VGS and linearly extrapolating from the curve’s point of 
maximum slope to the VGS axis x-intercept (i.e. where ID=0). This conventional 
MOSFET approach accounts for TFT drain current with higher gate bias but fails to 
include current at lower bias, closer to the extrapolated threshold voltage. Considering the 
dependence of the field-effect mobility on gate voltage as discussed in the previous sub-
section, the above-threshold drain current is modeled with a power-law dependence on 
gate bias with an empirical parameter, m, different than 2 in Eq. (4.11). The approach 
given by Ortiz-Conde is applied to the ZnO TFTs in this thesis to better estimate VTH  



























Figure 4.9 Measured transfer characteristics ID-VGS of a 34nm channel ZnO TFT. 
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In a TFT, the saturation drain current resulting from pinch-off of the channel near 
the drain contact is given by     
                                                                             ( )mTHGSDsat VVKI −=              (4.11) 
where K is a conductance parameter with units of A-V-m, m is an empirical parameter, and 
VTH is the threshold voltage extracted from the power-law fit. Integrating the measured 
saturation drain current with respect to the gate bias is now used to define the function 










)(             (4.12) 
where H(VGS) is numerically evaluated. The integral upper-limit value can be any gate 
voltage greater than the threshold voltage. Because this model describes drain currents in 
the saturation (above-threshold) region of the ID-VGS curve, Eq. (4.12) can be further 
simplified to only account for gate voltages equal to and above threshold.  
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)(              (4.14) 
Using measured IDsat data extracted from Fig. 4.9, numerically evaluated H(VGS) as a 
function of VGS is shown in Fig. 4.10. Substituting Eq. (4.11) into Eq. (4.14) yields  









VH THGSGS              (4.15) 
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which results in a linear expression for H(VGS). VTH = -7.8V is now derived from the x-
intercept by straight-line extrapolation over a wider range of VGS, and the empirical 
parameter m=3.9 is determined from the straight-line slope.  
For crystalline transistors, the drain current in saturation varies quadratically with 
the gate voltage. In a polycrystalline TFT the drain currents are much smaller and the 
field-effect mobility which depends on the induced charge is smaller than the band 
mobility (Section 4.4.1). The resulting conductance for a TFT increases as VGS is 
increased, consistent with induced charge and screening effects, at a much faster rate than 
the conventional relationship based on square-law theory. Thus, the empirical parameter 
m is used to express this relationship for a TFT. Rearranging Eq. (4.11) in terms of the 
 67
conductance parameter K yields Eq. (4.16) shown in Fig. 4.11, along with a linear fit to 
get K=0.87 nA-V-m. 







=              (4.16)  
In order to check the validity of the power law expression for the threshold voltage, 
experimental results of IDsat-VGS, originally shown in Fig. 4.9, are compared with the 
simulated results based on the numerical calculation given in Eq. (4.11). Using K=0.87 
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Figure 4.12 Experimental and simulated transfer characteristics of a ZnO TFT operated in 
saturation. 
 
4.5  Conclusion 
Bottom-gate ZnO TFTs were fabricated and tested, and the results have been 
analyzed using conventional approaches for field-effect transistors. The resulting 
performance of the ZnO TFTs demonstrated saturation mobility of μSAT ~ 2cm2/Vs and 
current on/off ratio of ION/IOFF > 109. A clear tradeoff is observed of increasing ION for 
high carrier concentration and thick channel layers, at the expense of increased IOFF and 
degraded drain current saturation behavior. However, the experimentally observed 
performance parameters, μSAT and VTH, introduce a certain degree of ambiguity. The 
mobility dependence on gate bias introduced two alternative expressions, μavg and μinc. 
This suggests that traps located at the ZnO-SiO2 interface are detrimental to carrier 
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transport and compel a non-constant mobility. Furthermore for a TFT, VTH≈Von yields the 
onset of a conducting channel after interface trap filling. Overestimation of VTH is 
explained using a power-law extraction technique.  
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Chapter V 
PLD GROWTH AND CHARACTERIZATION OF ZNO/MGZNO 
HETEROJUNCTIONS AND APPLICATION TO BURIED-CHANNEL ZNO TFT 
 
 Much of the attention making ZnO attractive for optoelectronic devices operating 
in the visible and ultraviolet spectral regions is due to its ability to sustain large electric 
fields, higher breakdown voltages, close lattice matching for CdZnO and MgZnO ternary 
alloys, and strong excitonic effects in the material. Heterojunctions based on 
ZnO/MgxZn1-xO (x<0.3) have received considerable interest in recent years for 
application in UV light emitters and transistors [80]. Quantum wells associated with these 
heterojunctions may offer enhanced optical and electronic properties for these devices. 
By spatially separating the unintentionally doped donors from the free electrons, the 
momentum is increased owing to its quantization in the growth direction [44]. Much 
effort has been devoted to minimize carrier trapping at the interface of the gate dielectric 
and active channel of field-effect transistors [81]. Insertion of a thin higher-gap material, 
MgZnO, adjacent to the gate insulator interface with carrier confinement in the lower-gap 
material, ZnO, thereby forming a buried-channel layer for carrier transport, exploit the 
use of a heterojunction in a TFT for improved electron mobility.  
Several research groups have successfully demonstrated the growth of high 
quality ZnO/MgxZn1-xO single quantum wells (SQWs), multiple quantum wells (MQWs), 
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and superlattices (SL) on various substrates by molecular beam epitaxy (MBE) [82-85], 
metal-organic vapor phase epitaxy (MOVPE) [86], and pulsed laser deposition (PLD) 
[87]. Bretagnon et al. [85] have studied the optical properties of single quantum well 
structures on (0001) Al2O3 substrates and observed the presence of strong polarization 
effects with 16% Mg in the barrier layer. Reports on the optical properties and associated 
polarization effects in ZnO/MgZnO quantum wells in the published literature are 
conflicting, with several authors reporting no polarization effects in ZnO/MgZnO 
quantum wells [88], motivating further investigation. The conflicting reports on the 
degree of polarization are likely associated with the ZnO/MgZnO heterojunction 
interface, where potential fluctuations due to defects or non-abrupt interfaces may play a 
significant role. Defects or potential fluctuations may result in the trapping of localized 
carriers/excitons, possible cancellation of polarization effects, and degradation of the 
radiative efficiency. In this chapter, the growth and optical characteristics of 
ZnO/MgZnO quantum wells grown by PLD are discussed. Temperature-dependent and 
excitation-dependent photoluminescence measurements are used to characterize radiative 
efficiency, polarization effects, and carrier and exciton localization effects in these 
structures. The quantum wells developed in this thesis are then incorporated into the 
fabrication of buried-channel TFTs in the interest of improving device performance    
 
5.1 MgZnO Material Properties 
The combination of the II-VI oxide semiconductor ZnO with binary compounds, 
MgO and CdO, give rise to band-gap energy modulation from the visible-to-ultraviolet 
range. The energy gap versus the a-axis lattice constant for these binary compounds is 
shown in Fig. 5.1. Single-phase, narrower band-gaps are attainable by alloying ZnO with 
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CdO. With increasing Cd2+ mole fraction up to 7%, CdyZn1-yO (y≤0.07), the band-gap 
decreases from 3.3 down to 3.0 eV [89]. CdZnO/ZnO heterostructures and quantum wells 
with ZnO serving as the barrier layer make wavelength tunability in the UV-visible range  
 
Figure 5.1 Bandgap energy versus the a-axis lattice constant of representative II-VI oxide 
binary compounds. 
 
possible. However in this thesis, quantum confined heterostructures based on the 
ZnO/MgZnO material system are demonstrated. The direct band-gap energy of ZnO can 
be linearly increased to ~4.0 eV by alloying ZnO with cubic MgO. Single-phase MgxZn1-
xO (0≤x≤0.33) thin films retaining the wurtzite crystal structure were demonstrated by 
Ohtomo et al. [90]. Segregation of the MgO impurity phase in ZnO was shown to occur 
for a solubility limit greater than 33mol%. There is a gradual change in the a-axis and c-
axis lattice constants, but resulting negligible change in the cell volume up to this 
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solubility limit. The similarity of the Mg2+ (0.57Ǻ) and Zn2+ (0.60Ǻ) ionic radius is in 
agreement with this lack of significant change in lattice constant as Mg replaces Zn. 
Thus, MgxZn1-xO would serve as a suitable, lattice matched barrier layer for ZnO 
heterostructures with a band gap offset of ∆Eg=0.6 eV. The dependence of Mg content 
was confirmed by photoluminescence measurement taken at 10K using a continuous He-
Cd laser (325nm). A small blueshift in the PL spectra is observed for increasing growth 
temperature corresponding to increased Mg content, however the MgxZn1-xO (x≤0.17) 
thin film at 600oC was chosen due to its symmetrical lineshape and small green-band 
luminescence (Fig. 5.2). 
        
 
 
Figure 5.2 Low-temperature PL spectra of MgxZn1-xO (x=0-0.17) layers with a thickness 




5.2    ZnO/ MgxZn1-xO Quantum Well Fabrication  
 A quantum well is formed by surrounding the ZnO region with the wider-bandgap 
semiconductor, MgZnO. The width of the well and the height of the barrier determine the 
discrete energy states allowed to the electrons in the well. ZnO/MgxZn1-xO single-
quantum well (SQW) and multiple-quantum well (MQW) structures were grown on c-
plane sapphire substrates by pulsed laser deposition using a 248-nm KrF excimer laser to 
ablate a ZnO  and 85%/15% ZnO/MgO sintered target. The substrate temperature and 
oxygen partial pressure for deposition were 600oC and 30mTorr, respectively. A thin 
ZnO nucleation layer of ~25nm was deposited at low temperature before the growth of 
the quantum well structure to improve the epitaxial quality of the MgZnO and ZnO 
epilayers. The thickness of the epitaxial layers was determined using optical reflectance 
spectra. Quantum well thickness was estimated based on calibration of deposition rate, 
with an error of ±4%. As mentioned in the previous section photoluminescence (PL) 
measurements were performed using the 325-nm line of a He-Cd laser as the excitation 
source, and temperature variation was obtained with a closed-cycle cryostat using helium 
gas. PL spectra were analyzed with a 0.5m Jobin Yvon spectrometer and standard lock-in 
techniques, with a spectral resolution of 1meV for settings used in these experiments.  
Low-temperature PL was used to relate the bandgap energy to the Mg 
concentration, x, in the MgxZn1-xO barrier layers [90,91]. The Mg concentration, x, of the 
buffer and top cap layer was determined to be approximately 17% resulting in a total 
bandgap offset of ∆EG=250meV. The thickness of the ZnO well region was varied from 
3-10nm for the SQWs and 8nm for the MQW. An illustration of a blueshift in the 
transition energy with decreasing well width for a single quantum well based on the 
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ZnO/Mg0.17Zn0.83O material system with band offset (∆Ec/∆Ev) of 70/30 is shown in 
Figure 5.3.  
 
Figure 5.3 Band profile of a ZnO quantum well demonstrating a blueshift in energy with 
decreasing well width.  
 
 
5.3 Single Quantum Well Characterization 
5.3.1 Structural Characteristics 
 Cross-sectional transmission electron microscopy (TEM) was used to resolve the 
abrupt interfaces between the ZnO well region and the  Mg0.17Zn0.83O barrier layers, as 
shown in Figure 5.4(a). The structure consisted of a 400nm Mg0.17Zn0.83O buffer layer, a 
ZnO well layer, and a 50nm Mg0.17Zn0.83O cap layer. The thickness of the well layer 
observed by TEM is consistent with the growth rate inferred by optical reflectance. 
Figure 5.4(b) shows the XRD θ-2θ scan of a SQW (Lw~3.2nm), indicating a c-plane 
orientation for the epitaxial layer. The inset of Fig. 5.4(b) shows the x-ray diffraction 
rocking curve of the (0002) ZnO/MgZnO diffraction peak, indicating the good crystalline 
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quality associated with a full-width at half maximum (FWHM) of approximately 144 
























Figure 5.4 (a) Cross-sectional TEM image and (b) θ-2θ XRD spectra with rocking curve 
showing the (0002) diffraction peak of the ZnO(3.0±0.2nm)/Mg0.17Zn0.83O SQW on a 
sapphire substrate [92]. 
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5.3.2      Optical Characteristics 
Low temperature PL spectra of the SQW structures reveal quantum confinement 
with a systematic blueshift of the bandedge transition as a function of decreasing ZnO 
well width, as shown in Figure 5.5. Quantum well emission varies from 3.37eV to 
3.49eV with a barrier emission at 3.62eV. LO-phonon replicas are observed with a 
separation of ~72meV from the quantized transitions, indicating high quality material. 
Data from Fig. 5.5 are summarized in Table 5.1, where there is a clear increase in 
excitonic line broadening of the SQWs from 21-36meV (full width at half maximum) 
with increasing ZnO well width (3.2 - 9.5nm). The increased linewidth of the excitonic 
transition peak may be a result of well-width fluctuations due to roughness along the 
well/barrier interface and/or nonuniformities in the MgZnO alloy composition. 
Nonuniformities in the MgZnO alloy composition are a possibility, where the linewidth 
of the PL response of a MgZnO thin film was measured to be 49meV. However, the low-
energy tail of the PL spectra is characteristic of localized carrier/exciton trapping at 
bandtail states. This behavior is consistent with interface roughness fluctuations [93-95].   
Figure 5.6 shows the temperature dependent PL spectra of the SQW with 
Lw=3.2nm. The intensity of the excitonic transition peak energy gradually decreases with 
increasing temperature.  Thermal line broadening at elevated temperatures is consistent 
with dissociation of the main peak, DXQW. The QW peak energy is plotted as a function 
of temperature and described with the Varshni  empirical equation [96] 

















Figure 5.5 PL spectra of ZnO/MgZnO SQWs illustrating an excitonic blueshift with 









Table 5.1 FWHM of the excitonic line broadening for the ZnO/MgZnO SQWs as a 
function of increasing well width.   
 
     Lw                       Eex               FWHM 
   (nm)                    (eV)               (meV)      
    3.2                     3.491                 21         
    4.4                     3.450                 30         
    5.7                     3.413                 36 
    9.5                     3.369                 36         
    MgZnO             3.603                 49 
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with values of α=1.47x10-3eV/K and β=1890K for the MQW, as shown in Fig. 5.7(a). 
Figure 5.7(b) shows the PL peak energy obtained from the temperature-dependent PL for 
the SQW (Lw~3.2nm) in Fig. 5.5 for T<100K. The sample exhibits an “S-shape” behavior 
which is typical of carrier localization effects as a result of potential fluctuations at the 
well-barrier interface [97]. This anomalous displacement of the PL peak energy results in 
a redshift/blueshift of approximately 4meV.    
 
 
























































































Temperature (K)  
(b) 
Figure 5.7 PL peak energy as a function of temperature for (a) the 5-period ZnO/MgZnO 
MQW and (b) the ZnO/MgZnO (Lw~3.2nm) SQW exhibiting a red- then blue-shift 
emission between 20-100K.   
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5.3.3      Polarization and Carrier Localization Effects  
Heterostructures based on polar materials with the wurtzite crystal structure can 
exhibit a strong Quantum Confined Stark Effect (QCSE) due to the internal electric field 
associated with the spontaneous polarization and/or piezoelectric effects. These 
polarization-induced effects reduce the oscillator strength of optical transitions, therefore 
degrading recombination efficiency. The near lattice match of ZnO and MgZnO suggests 
that piezoelectric effects should be minimal due to the small amount of strain. However, a 
significant degree of spontaneous polarization (Psp=-0.025C/m2 for ZnO) [98] is expected 
due to its wurtzite symmetry, similar to the GaN/AlGaN system (Psp=-0.029C/m2 for 
GaN) [99]. As described in the introduction, Bretagnon et al. [85] recently reported the 
observation of large internal electric fields as a function of Mg content for ZnO/MgZnO 
SQWs. However, weak or negligible polarization effects are observed in the 
ZnO/MgZnO SQW samples studied here, based on the bandedge transition energy and 
excitation power dependent photoluminescence. The excitation dependent PL for a SQW 
with Lw=3.2nm shows a negligible peak energy shift with excitation intensity (Fig. 5.8), 
where an energetic shift would be expected for strong polarization effects due to 
screening of the built-in electric field in the quantum well. The measured results are 
limited by maximum laser excitation energy of 2.2 W/cm2.     
   The PL peak energies of the QWs shown in Fig. 5.4 are plotted as a function of 
well width in Fig. 5.9. The energetic position of the bandedge transition will be 
influenced by energy quantization in the 2-D system, exciton binding energy, and 
spontaneous and piezoelectric polarization effects. The calculated dependence of 
bandedge transition energy versus well width is plotted (Fig. 5.9) for cases with and  
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Figure 5.8 Excitation-power density dependent PL spectra of a SQW measured at 10K. 
There is no apparent blueshift with increasing intensity. 
 
 
without polarization effects. Quantization of energy levels are calculated by 
(5.2) 
 
assuming 0.24m0 and 0.78m0 for the electron and hole effective masses, respectively, and 
band offsets (∆Ec/∆Ev) of 70/30. Variation of the exciton binding energy with well width 
was accounted for according to the work by Coli and Bajaj [100]. Polarization effects 






0.072C/m2 for MgO) and piezoelectric coefficients, e33=1.34C/m2 and e31=0.57C/m2.12  
The PL peak energy dependence follows the calculated behavior, with values somewhere 
between expectation with and without polarization effects. This suggests that there is 
likely some degree of weak polarization effect in the quantum wells. As the well width 
approaches 10nm, there is a small, but measurable, red-shift of the peak energy below the 
ZnO bandedge. The small polarization effects may be attributed to point defects or 
potential fluctuations at the heterointerface associated with our PLD process, in 
























Figure 5.9 PL peak emission energy for c-plane SQWs as a function of the well width. 
The calculated ground state transition taking the exciton binding energy into account is 
plotted with and without the presence of polarization effects. SQW peak energy redshifts 
below the ZnO bandedge for well widths above 9.5nm. 
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The integrated PL intensities as a function of inverse temperature are shown in 
Fig. 5.10(a) for two ZnO/MgZnO SQWs (Lw ~ 3.2 and 5.7nm), a MQW (Lw ~ 8.1nm), 
and for a 530nm thick ZnO layer grown by PLD. At low temperature, the larger active 
volume of the MQW enhances its integrated intensity above that of epitaxial ZnO. 
Thermal quenching of the integrated intensity is observed with increasing temperature for 
all samples, indicating the characteristics of nonradiative recombination mechanisms. 
Improved integrated intensity is observed for smaller well width, indicating the expected 
improvement associated with enhanced oscillator strength for increased quantum 
confinement. It should be noted that the possible existence of defects at the ZnO/MgZnO 
interface that could be the source of weak polarization effects are not deleterious to the 
optical properties in these structures, based on the strong radiative efficiency observed. 
Non-radiative processes may be examined from the temperature dependence using a dual 




where Io is the intensity at T=0K (T~8.5K), A and B are coefficients that measure the 
efficiency of the quenching mechanisms within the QW, and k is Boltzmann’s constant. 
The thermal activation energy values, Ea and Eb, quantify the impact of non-radiative 
channels on the PL integrated intensity. The fit of two of the quantum wells to this model 
is shown in Fig. 5.10(b). The activation energy Ea was determined to be 33±0.2meV and 
30±0.4meV for the 3.2nm and 5.7nm SQW, respectively. Increased thermal activation 













Figure 5.10 (a) Integrated PL intensity as a function of temperature for ZnO/MgZnO 
SQWs (Lw of 3.2 and 5.7nm), 5-period ZnO/MgZnO MQW and a 530nm thick ZnO 
epitaxial layer. (b) Arrhenius plot fitted to the SQWs with the activation energy indicated 
by the slope in the high temperature region. 
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which may again be attributed to enhanced quantum confinement. 
The lower activation energy value used to describe the second non-radiative 
channel, Eb, fits temperature dependence of the Arrhenius model between 20-80K.  This 
suggest that Eb is used to explain thermal quenching of the PL intensity at low 
temperature (<100K). Moreover, this behavior is associated with the “S-shape” behavior 
of the temperature-dependent PL observed in Fig. 5.7(b). At temperatures <100K, 
emission from lower energy band-tail states is significant, where localized trapping of 
carriers/excitons in these lower energy states results in the initial redshift emission 
observed in the PL spectra.  As temperature is increased, these carriers gain enough 
energy to escape from the localized potentials associated with interface roughness or 
defects at the ZnO/MgZnO heterointerface. Thermalization of the localized carriers into 
the higher energy states leads to a blueshift in the emission spectra. Above T=100K,  
expansion of the lattice crystal structure results in the characteristic redshift of the 
bandgap energy with temperature. For the Lw=3.2nm SQW, Eb is estimated to be 
(4.8±0.3)meV which corresponds to the localization energy of ~4meV observed in Fig. 
5.7(b). Thus, Eb is an indication of the localization energy associated with the 
ZnO/MgZnO SQW.  
Time-resolved photoluminescence (TRPL) experiments in Fig. 5.11 were 
performed at T=15K using a Nd:YAG high energy pulse laser system to further 
understand the emission mechanisms. The effect of non-radiative recombination 
mechanisms are negligible at low temperature, thus allowing for the analysis of radiative 
lifetime as a function of well width. Here, SQWs (Lw=4.4 and 5.7nm) were compared 
with the 530nm thick ZnO layer. The SQW with the 4.4nm well width appears to have a 
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faster decay lifetime when compared to the 5.7nm SQW. The longer recombination 
lifetimes with increasing well thickness further suggest that defect-related recombination 
is less significant for thinner quantum wells. This is further supported with the observed 
decreased PL peak emission intensity with increasing well width (Fig. 5.5). Suggesting 
that carrier trapping at localized states for thicker well widths delays recombination 




Figure 5.11 Time-resolved PL intensity as a function of ZnO/MgZnO SQW width (Lw of 






5.4 Buried-Channel ZnO/MgZnO TFT Device 
It was shown in Chapter 4 that the mobility dependence on gate voltage was due, 
in part, to the trapping of accumulated electrons at the SiO2-ZnO interface of the TFT 
device. This is detrimental to device performance, specifically the carrier mobility. One 
approach to suppress the effect of electron trapping is to isolate the active ZnO channel 
away from the gate dielectric interface. Inserting the higher band-gap, Mg0.17Zn0.83O, 
forming a Mg0.17Zn0.83O-ZnO heterostructure at the gate dielectric interface confines 
carrier accumulation away from the SiO2 surface thus improving carrier transport by 
reducing surface scattering. Buried–channel models to control the influence of the 
interface on carrier mobility have been shown for a-Si:H TFTs [81] and MOS-gated Si-
GexSi1-x heterostructures [34]. The growth of heterojunctions based on the II-VI oxide 
semiconductor and its ternary alloy, MgxZn1-xO (x<0.3), by pulsed laser deposition with 
observed carrier confinement were successfully demonstrated and characterized in 
previous sections of this chapter. The fabrication and electrical characterization of a ZnO 
buried-channel TFT channel layer are discussed in this section. In particular, simulation 
of electron accumulation spatial dependence in the ZnO well region as a function of VGS 
and experimental evidence demonstrating the transition of electron accumulation in the 
buried channel to electron build-up at the MgxZn1-xO-SiO2 interface by capacitance-
voltage measurement are presented. 
 
5.4.1      Simulation of ZnO Buried-Channel TFT   
 The conduction band-edge diagram for the SiO2-MgxZn1-xO-ZnO material system 
is shown in Fig. 5.12. The discontinuity in the conduction band leads to 2-D electron 











Figure 5.12 ZnO/Mg0.17Zn0.83O SQW forming the channel region of a TFT (a) at flat-
band (b) with the accumulation of electrons in the ZnO well region at small VGS and (c) 
with the accumulation of electrons at the SiO2/Mg0.17Zn0.83O interface along with that in 
the well region at higher VGS. 
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bend downward with electron charge confined at the heterointerface. At sufficiently high 
gate bias, the increasing electric field gives the electrons enough energy to surmount the 
barrier layer. Electron charge is eventually depleted from the barrier layer and 
accumulates at the gate dielectric interface. The electric field during the transition to 
surface channel operation is given by Etran = ∆Ec / tMgZnO. If the MgZnO spacer layer is 
too large or ∆Ec is too small, a surface channel will form at low electric fields before the 
buried-channel accumulates.  
A buried-channel TFT (BCTFT) structure is simulated similar to the ZnO TFT 
device simulation in Chapter 4. The dimensions (channel length L=10um, channel width 
W=100um, MgZnO spacer layer thickness tMgZnO=5nm, ZnO well layer thickness 
tZnO=10nm, MgZnO cap layer thickness tMgZnO_cap=15nm, and gate dielectric thickness 
tSiO2=70nm) were chosen to mirror a total active-channel thickness of 30-nm. Other 
parameters affecting device performance are the donor density NB=1x1017cm-3 (which 
varies with either depletion or accumulation in the channel), areal trap density at the 
interface NT=1x1013cm-2, and material Hall mobility μ=10cm2/V-s. As shown in Fig. 5.12 
and Fig. 5.13(a) and (b), spatial distribution of carrier density is observed in a distance 5-
15nm from the SiO2 surface for VGS of 5V and 10V, respectively. The increase of carriers 
at the MgZnO/SiO2 interface equals and begins to exceed that confined by the 
ZnO/MgZnO heterointerface barrier for a gate bias of 25V (Fig. 5.13(c)). As the gate 
voltage is driven to 30V, as shown in Fig. 5.13(d), the highest electron concentration 
resides near the MgZnO-SiO2 interface. This efficiently demonstrates the spatial location 
of carriers confined to the well created by the ZnO/MgZnO heterostructure as a function 








Figure 5.13 ZnO/Mg0.17Zn0.83O SQW forming the buried-channel region of a TFT with 
spatial distribution of electron accumulation for four different gate bias conditions (a: 
accumulation 5-15nm from SiO2 at VGS=5V, b: increased accumulation of electrons near 
the ZnO/MgZnO interface at VGS=10V, c: electron accumulation at the ZnO/MgZnO 
interface equals that at the SiO2/MgZnO interface at VGS=25V, and d: surface 




5.4.2      Buried-Channel TFT DC Characteristics   
Transfer characteristics of a surface channel and buried-channel TFT are shown in 
Fig. 5.14. The gate bias was swept from -20 to +40V for these TFTs of identical 
thickness. Both devices are shown to have comparable on-to-off current ratio and on-
current. The peak output current of the BCTFT was suspected to be significantly greater 
than the ZnO TFT; however, the current of the BCTFT may be limited by the higher 
resistivity associated with the 15-nm MgZnO layer adjacent to the source/drain contacts.   
 
 
Figure 5.14 Transfer characteristics for a ZnO-Mg0.17Zn0.83O buried-channel TFT and a 
surface channel ZnO TFT operated in saturation, VDS=15V.  The BCTFT has a much 




The capacitance-voltage characteristic of the BCTFT and the ZnO TFT (Fig. 
5.15) are varied from depletion at negative gate bias to accumulation at high positive gate 
bias. Since, for positive gate bias, electrons are accumulated at the surface of the gate 
dielectric, the capacitance is equivalent to the capacitance of the 700Å SiO2, CSiO2=49 
nF/cm2. For negative bias, the entire active channel is depleted and the total capacitance 
is a series combination of CSiO2 and the capacitance associated with the depleted channel. 
The observed plateau at 15V indicates the buried accumulation of electrons in the buried-
ZnO layer. The thickness of the higher gap, MgZnO, layer is found by [81]    









2                                             (5.4) 
 
 
Figure 5.15 Capacitance-voltage (C-V) relation for a buried-channel and surface channel 
ZnO TFT of comparable thickness. The plateau in the C-V for the BCTFT denotes 
electron confinement in the buried channel ZnO layer at VGS=15V.   
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where the buried-channel capacitance, CZnO, is 28 nF/cm2. The calculated thickness of the 
Mg0.17Zn0.83O layer adjacent to the SiO2 interface is 13.3 nm. This compares reasonably 
well with the 8-10 nm thickness expected from deposition growth rates. The saturation 
mobility calculated from the (ID)1/2-VGS curve in Fig. 5.16 reached 3.9cm2/V-s, which is 




Figure 5.16 Transfer characteristics for a ZnO-Mg0.17Zn0.83O buried-channel TFT at 
VDS=15V. The increase in the calculated saturation mobility demonstrates a significant 




5.5    Conclusion 
 The optical properties of ZnO/MgZnO quantum wells grown by pulsed laser 
deposition on sapphire substrates have been studied by photoluminescence. The PL 
spectra of SQWs with abrupt interfaces demonstrate a clear blue shift with increased 
quantum confinement. A redshift of the PL peak energy for SQW with LW>9.5nm in 
comparison to ZnO thin films indicate the existence of small built-in electric fields 
associated with polarization effects. Small polarization effects are contrary to some 
previous reports in literature, and may be attributed to defects or potential fluctuations at 
the well/barrier interface. The quantum efficiency of a 5-layer MQW is comparable to or 
exceeding that of a high quality ZnO thin film, suggesting that the heterointerfaces do not 
strongly influence non-radiative recombination. Fitting the integrated PL intensity of the 
SQWs with a dual activation energy Arrhenius model revealed the existence of two non-
radiative mechanisms. Enhanced quantum efficiency, decreased PL linewidth, and higher 
thermal activation energy was observed for narrower well width and increased quantum 
efficiency. The anomalous “S-shape” behavior observed in PL peak energy versus 
temperature is consistent with the thermal activation energy extracted for integrated PL 
intensity versus temperature, where an activation energy of approximately 4-5meV is 
obtained and attributed to the trapping of localized carriers/excitons at energy states 
associated with potential fluctuations at the ZnO/MgZnO interface. This work suggests 
that ZnO/MgZnO quantum wells with high optical quality may be obtained using 
physical vapor deposition techniques with enhanced properties associated with quantum 
confinement, and will serve to further guide efforts to understand the properties of 
ZnO/MgZnO heterojunctions. 
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 Buried-channel TFTs based on the ZnO/MgZnO heterojunctions were realized and 
demonstrated a saturation mobility approximately 4cm2/V-s which was higher than 
surface-channel counterparts. This was confirmed by a plateau in the C-V curve, 
illustrating electron confinement in the ZnO buried layer. This suggests the use of this 





















COMPLEMENTARY INVERTER BASED ON N-CHANNEL ZNO AND 
P-CHANNEL ZNTE TFTS 
 
Complementary electronics consisting of thin film transistors (TFTs) exploit this 
low cost technologies’ relevance for enabling logic integrated circuits (ICs). This expands 
the use of TFTs as an entrenched back-plane pixel driving technology for active-matrix 
liquid crystal displays (AMLCDs) or active-matrix organic light emitting diode 
(AMOLED) emissive displays providing large-area coverage and demonstrates its 
potential use in elaborate digital structures such as ring oscillators, shift registers, and  
advanced logic gates (NAND, NOR) [102-104] for system-on-panel (SOP) computation 
on flexible substrates. The CMOS inverter is the basic building block of all digital 
designs and requires p-channel and n-channel field-effect transistors. Low-temperature 
processing of polycrystalline silicon TFTs, in n- or p-type, has attracted attention due to 
favorable device performance, thus enabling the realization of CMOS inverters with 
excellent output characteristics [105,106]. However, additional laser annealing for 
crystallization of a-Si to obtain high quality poly-Si films is a drawback with regard to 
fabrication complexity. Organic complementary inverters provide an alternative 
technology with device characteristics comparable to a-Si TFTs [107], although n-
channel organic TFTs are susceptible to atmospheric decay. Recently, hybrid organic- 
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inorganic complementary inverter structures addressing instability associated with n-
channel organic devices by adopting inorganic ZnO for the n-channel TFT and more 
commonly p-channel pentacene TFTs have been reported [108].  
As discussed in Chapter 3, oxide thin film transistors based on ZnO and InGaZnO 
have recently received much attention [109,110] due to relatively high carrier mobilities 
(>5 cm2/Vs) in comparison to a-Si and organic thin film counterparts (<1 cm2/Vs). 
However, these oxide materials are intrinsically n-type due to oxygen vacancies, where p-
type thin films are not readily achievable. The work presented in this chapter proposes a 
new purely inorganic complementary inverter using ZnO and zinc telluride (ZnTe). 
ZnTe, an intrinsically p-type semiconductor due to zinc vacancies, is an II-VI compound 
compatible with ZnO that presents an opportunity for integration with n-type ZnO for 
complementary electronics. While ZnTe electronic devices were demonstrated decades 
ago [111], little work has been done since then despite the attractive properties of p-ZnTe 
thin films including relatively high hole mobility (>20cm2/Vs) and low deposition 
temperature (200oC). In this chapter, a p-channel ZnTe TFT is electrically connected with 
a ZnO TFT to enable demonstration of a complementary inverter circuit. 
 
6.1    ZnTe Characterization and TFT Device Fabrication  
The zincblende semiconductor ZnTe is a promising material candidate for the 
fabrication of green light-emitting diodes (LEDs) due to its direct band gap of 2.3eV at 
room temperature [112]. Other applications include high efficiency multi-band 
photovoltaic cells [113] and THz electro-optic emitters and detectors [114]. Known 
techniques of ZnTe film growth include MOCVD [115], MBE [116], MOVPE [117], and 
PLD [118]. In this section, the characterization of ZnTe thin films grown by PLD and 
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MBE and the fabrication of p-channel ZnTe TFTs are discussed. The crystalline quality 
and preferred orientation of the ZnO films were discussed in Chapter 2. 
 
6.1.1 Characterization of Thin-Film ZnTe 
 For the ZnTe thin films, molecular beam epitaxy (MBE) and PLD were both used 
for growth of the ZnTe active channel layers. ZnTe thin film growth by MBE at a rate 
near 0.3nm/s involved the evaporation of Zn and Te source materials, with the chamber 
pressure in the 10-7-Torr range, and nitrogen doping using a plasma source at a substrate 
temperature (Tsub) of 250oC. With the substrate held at Tsub= 200oC and a comparable 
deposition rate, PLD proved as a relatively inexpensive alternative method for sequential 
deposition of ZnTe thin films. The ZnTe films by PLD were deposited under vacuum (10-
6 Torr) with no intentional doping. ZnTe thin films deposited under these conditions on 
sapphire substrates exhibit a typical p-type carrier concentration and Hall-effect mobility 
of approximately 1017 cm-3 and 5 cm2/Vs, respectively. X-ray diffraction (XRD, θ-2θ) 
analysis was used to characterize the crystal structure of the thin films and indicated 
polycrystalline ZnTe. X-ray peaks at 25o, 42o, and 49.5o corresponding to the (111), 
(220), and (311) reflections, respectively, are observed on a SiO2/Si substrate in Fig. 6.1. 
With considerable increase in the x-ray intensity, the ZnTe film is observed to have a 
slight (111) preferred orientation.  
6.1.2 ZnTe TFT Fabrication Process 
 
 The fabrication steps for the ZnTe TFTs are identical to those for the ZnO TFTs, 
except for the isolation mesa etch chemistry. Bottom gate ZnO and ZnTe TFTs were 
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Figure 6.1  X-ray diffraction of the ZnTe film grown by PLD on a SiO2/Si substrate. 
 
fabricated using highly conductive (p+) silicon wafers serving as the gate electrode with a 
70-nm thermally grown silicon dioxide layer for the gate dielectric. Separate wafers were 
then used for fabrication of ZnO (n-channel) and ZnTe (p-channel) devices. 
Polycrystalline ZnO active channel layers 30-nm thick were synthesized by pulsed laser 
deposition (PLD) using a 248-nm KrF excimer laser to ablate a ZnO target (99.999%) 
with an oxygen partial pressure of 30mTorr at a rate near 0.3nm/s, as described in 
Chapter 4.  
After deposition of the thin film layers, patterning was performed using AZ1827 
photoresist and contact photolithography. Ti/Al/Au (300/300/700Å) and Ni/Au 
(500/1000Å) electrodes were deposited by vacuum evaporation to form the source and 
drain electrodes on ZnO and ZnTe respectively. Channel regions were patterned using 
photolithography and wet chemical etching. An isolation mesa etch, using an etch 
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chemistry of H3PO4: H2O2: H2O (1:1:10) for the ZnTe layer and HCl: H2O (1:10) for the 
ZnO layer, was then performed to electrically isolate active device regions. A top-view 
optical microscope image of the bottom-gate TFT structure used for n-channel ZnO and 
p-channel ZnTe devices is shown in Fig. 6.2. The schematic cross-section of both, the 
ZnO and ZnTe, devices have a nominal channel width (W) of 100μm and length (L) of 
15μm (Fig. 3.1). 
 
 
Figure 6.2 Top-view optical microscope image of the bottom-gate ZnO and ZnTe TFT 
devices. 
 
6.2 ZnTe TFT DC Charcateristics 
The p-channel ZnTe TFT uses accumulation mode just as the n-channel ZnO 
TFT; therefore, the drain current should be almost zero at zero gate-to-source voltage. 
This is highly dependent on the conductivity of the semiconductor material forming the 
active channel layer. However, a negative potential on the gate induces carriers and forms 
an accumulation layer at the ZnTe/SiO2 interface in the p-channel TFT. Applying a 
negative voltage across the drain terminal with respect to the source yield the 
representative drain current characteristics for ZnTe TFTs formed by MBE and PLD with 






Figure 6.3 Drain current-voltage (ID-VDS) characteristics of a representative ZnTe TFT 
with the active channel layer deposited by (a) MBE and (b) PLD. 
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effect measurement of ZnTe thin films deposited simultaneously on sapphire substrates 
for a thickness of dZnTe=27nm, a carrier concentration of NB~5x1017cm-3 was measured. 
In Fig. 6.3(a), the drain current characteristic of the normally-on p-channel device has a 
maximum on-state current of 4μA at VGS=-10V. The current does not drop significantly 
from VGS=-10V to VGS=0V, when the TFT should approach the off-state. This is directly 
related to the high conductivity associated with the ZnTe thin films used for the active 
channel layer of the p-channel TFT. This was confirmed by Hall effect measurements of 
ZnTe thin films on sapphire substrates where conductivity of 3.3 Ω-1.cm-1 was obtained. 
The ZnTe transistor behavior by PLD has lower current values than the MBE sample as 
shown in Fig. 6.3(b). Variation of the electrical behavior due to differences in deposition 
technique is not completely apparent, though the MBE ZnTe TFT because of its superior 
performance was chosen for connection with the ZnO TFT for realization of the 
complementary inverter circuit. 
Drain current-voltage (ID-VDS) characteristics of ZnO and ZnTe TFTs for 
|VGS|=15V with 3V steps in voltage are shown in Fig. 6.4. All electrical characteristics 
were measured in the dark at room temperature with a Keithley 4200 semiconductor 
parameter analyzer. The drain current characteristics increase linearly at low drain bias 
and exhibit well defined current saturation behavior from VDS=0-15V for the ZnO TFT.  
In the case of the ZnTe TFT, non-linearity in the output curves at low drain-to-source 
voltage (VDS < 5V) is characteristic of large source/drain contact resistance (Rc) which 
limits device performance [119]. Even so, the p-type channel TFT exhibits gate field-
effect with substantial drain current in the off-state, suggesting high conductivity in the 






Figure 6.4 Drain current-voltage (ID-VDS) characteristics of  a representative ZnTe (left) 







The transfer curves, ID-VGS and DI -VGS, for the ZnO TFT and ZnTe TFT are 
shown in Fig. 6.5(a) and (b), respectively. The threshold voltage (VTH), field-effect 





WI −= , for the device operated in saturation where Cins (~50nF/cm2) is 
the capacitance per unit area of the gate insulator. The estimated saturation μFE for the 
ZnO TFT was 1.8 cm2/V.s, while that for the ZnTe TFT is 0.1 cm2/V.s. Significant drain 
voltage drop across the source/drain contacts due to large Rc (>103 Ω.cm) leads to an 
artificially small value for the extracted field-effect mobility [120]. Moreover, charge 
trapping at the ZnTe/SiO2 interface suppresses carrier transport in the TFT channel. The 
on/off current ratios are 109 and 102 while VTH are 4V and -12V for the ZnO and ZnTe 
TFTs, respectively. These results support that both TFTs operate as depletion mode 
(normally on) devices with an off current of 0.1pA in the case of ZnO. Further 
improvements in device performance are expected to result from contact technology 








Figure 6.5 Transfer (ID-VGS) characteristics for the (a) ZnO and (b) ZnTe TFTs. 
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6.3 Inorganic Inverter Based on n-channel ZnO and p-channel ZnTe    
6.3.1 CMOS Inverter 
A complementary metal-oxide semiconductor (CMOS) inverter is a basic logic 
circuit which inverts the input logic signal. More advanced combinatorial logic circuits 
such as NAND gates and NOR gates, essential for logic computation, are based on this 
basic complementary electronic circuit. The CMOS inverter consists of a p-MOS and an 
n-MOS field-effect transistor complementary paired, commonly referred to as the pull-up 
and pull-down transistors respectively. Modern electronic devices benefit from the low 
power dissipation associated with this n-MOS/p-MOS complementary configuration. For 
the traditional CMOS inverter borne of well established silicon technology, the p-MOS 
and n-MOS transistors are on the same wafer. An alternative approach used in this thesis 
is to electrically connect the p-channel TFT in series with the n-channel TFT as shown in 
Fig. 6.6. The two gates of the bottom-gate TFTs are adjoined by placement of both on a 
conductive stage during testing. Because of this, the input voltage Vin is applied to the 
conducting stage. The two drain contacts are connected together and the output voltage 
Vout is taken at this common drain terminal. The source contact of the p-channel ZnTe 
TFT is connected to VDD, and the source electrode of the n-channel ZnO TFT is 
connected to ground.  
A circuit diagram of the complementary inverter based on the p-channel ZnTe and 
n-channel ZnO TFT is shown in Fig. 6.7(a). The input voltage at the gates, given as 
                                                        pGSDDnGSin VVVV ,, +== ,                                        (6.1) 
sweeps between ground and VDD. First consider the low input voltage when Vin=0. The 
gate-to-source voltage (VGS,n) of the n-channel ZnO TFT equals zero which turns it off.  
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Figure 6.6 Schematic (3-D) view of the the bottom-gate n-channel ZnO and p-channel 
ZnTe based inverter. The conducting stage of the DC test station serves to apply Vin 
between the two gate contacts.  
 
At the same time, the gate-to-source voltage (VGS,p) of the p-channel ZnTe TFT is –VDD 
which turns it on. The conducting p-channel TFT pulls the output node up to VDD. 
However with a high input voltage when Vin=VDD, the gate-to-source voltage (VGS,n) of 
the n-channel ZnO TFT equals VDD which turns it on. The conducting n-channel TFT 
now pulls the output node down to zero with the gate-to-source voltage (VGS,p) of the p-
channel ZnTe TFT equal to zero which turns it off.  
The output voltage as an electrical function of input voltage at the gate is 
expressed as the voltage transfer characteristic (VTC) ideally illustrated in Fig. 6.7(b). 
The transition from voltage output high, VOH, to voltage output low, VOL, should be as 
steep as possible resulting in high gain thus ensuring a fast transition from one logic state 
to the other: 1↔ VOH  to 0↔ VOL.. Since only one transistor is conducting, there is no 
static current. Power dissipation occurs only during switching transients when both 
transistors operate in saturation at VDD/2. This final detail explains the unique 









Figure 6.7 (a) Circuit diagram and (b) idealized voltage transfer characteristic of 
complementary p-channel ZnTe and n-channel TFT inverter. 
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6.3.2 Voltage Transfer Characteristics of n-ZnO and p-ZnTe Inverter  
For the complementary inverter, the drain current of the ZnO TFT must equal the 
drain of the ZnTe TFT under all static operating conditions. Graphical solution for the 
VTC of the complementary inverter is therefore possible by mapping the ID-VDS curves 
of the ZnTe TFT on those for the ZnO TFT. For arbitrary values of Vin, the 
corresponding value of Vout is obtained from the intercept of the two curves, IDn=IDp. In 
order to plot high-to-low transition (“rail-to-rail”) of the transfer curve, IDn and IDp 
current matching is desired to be symmetrical.  However, the drive current for the ZnO 
TFT is significantly higher than the ZnTe TFT. Load line analysis formed by 
superimposing the current characteristics of the ZnO TFT and ZnTe device is therefore 
given for VOL in Fig. 6.8(a) and for VOH in Fig. 6.8(b).     
The VTC curve and voltage gain for static operation of the complementary thin-
film transistor inverter circuit are shown in Fig. 6.9(a). Inverter behavior is demonstrated 
with a high output voltage of VOH>14V and low output voltage of VOL<0.2V for a supply 
voltage of VDD=15V. The transition region gain for the transfer characteristic is found to 
be -dVout/dVin > 5 at a switching threshold of Vin=6V. In the case of the high-output state, 
the inability of the inverter to reach VDD is limited by a turn-on voltage less than zero for 
the ZnO TFT and to a greater degree the gate leakage current for the ZnTe TFT. 
Moreover, a switching threshold voltage less than VDD/2 suggest the impact of inferior 
operating performance from the ZnTe TFT. One approach to enhance performance is to 
design a wider ZnTe TFT for more symmetric ID in Fig. 6.4. High off current for the 
ZnTe TFT yields a low-output state greater than zero evident from high inverter current 









Figure 6.8 Load line analysis and mapping on measured voltage transfer chracteristic 







Figure 6.9 Measured voltage transfer characteristic and corresponding voltage gain (a) 
with switching current (b) of the complementary thin-film transistor inverter with p-
ZnTe/n-ZnO channels [121]. 
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6.4    Conclusion 
Static inverter behavior has been demonstrated for VDD=15V and -dVout/dVin ~ 5 
by incorporating ZnTe and ZnO TFTs in a complementary logic circuit. ZnO TFTs 
exhibited a saturation mobility of μSAT=2 cm2/V-s and ION/IOFF>109.  ZnTe TFTs 
fabricated by MBE and PLD were demonstrated with ION/IOFF=102 limited by high off 
current and contact resistance. Despite the inferior transistor behavior of the ZnTe device, 
incorporation of the ZnTe and ZnO TFTs in a complementary logic inverter circuit 
demonstrates reasonable transfer characteristics. While this initial demonstration of this 
complementary circuit is believed to be significant, optimization of the doping, contact 



























CONCLUSIONS AND FUTURE WORK 
 
7.1 Conclusions 
The work presented in this thesis discusses a qualitative description of ZnO TFT 
operating principles, the demonstration of buried-channel TFT technology, and its novel 
application in a complementary logic inverter circuit. Four aspects have been addressed, 
including material growth and characterization, device fabrication and characterizations, 
growth and optical characterization of ZnO/MgxZn1-xO (x≤0.3) heterojunctions, and 
adopting p-type ZnTe TFT devices for inorganic complementary electronics. As 
mentioned in earlier chapters, ZnO TFT devices have demonstrated great potential for 
replacing entrenched a-Si technology in flexible integrated circuits and ushering in 
transparent electronics. This work advanced the understanding of fundamental electrical 
parameters in characterizing ZnO TFT performance, including channel mobility and 
threshold voltage, and demonstrated application of a buried-channel approach to enhance 
carrier transport.  
The material study of this work concentrated on proper characterizations of ZnO 
thin films by pulsed laser deposition. Characterization by XRD, AFM, PL, and Hall 
measurement provided valuable information concerning the structural, optical, and 
electrical properties of ZnO. By and large, the study provided the optimized growth 
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condition of thin films and limitations on the background carrier concentration resulting 
from the naturally occurring defects associated with ZnO.  
The device study focused on presenting a qualitative discussion of general n-
channel (p-channel can be substituted by reversing polarities) TFT operation. Key 
parameters, such as mobility and threshold voltage, were extracted from current-voltage 
characteristics of ZnO TFTs using conventional gradual-channel approximation 
techniques. The resulting performance of a 30-nm ZnO TFT demonstrated saturation 
mobility of μSAT = 1.8cm2/Vs, current on/off ratio of ION/IOFF > 109, and threshold voltage 
of 4V. Further improvement in channel mobility and increasing ION is expected for high 
carrier concentration and thick channel layers, at the expense of reduced IOFF and 
degraded drain current saturation behavior. A two-dimensional simulation of the ZnO 
TFT showed good quantitative agreement with experimental data confirming these 
findings with varying channel thickness and carrier concentration. Overestimation of the 
threshold voltage and mobility inaccuracy results from failure to account for the gate-bias 
dependent mobility. Accounting for these non-idealities of the polycrystalline ZnO TFT, 
VTH = -8V which turns out to be a better measure as it corresponds to a greater degree 
with the turn-on voltage. The 30-nm device showed a maximum μavg of 3.5cm2/V-s and 
μinc of 10cm2/V-s for VGS=30V.   
The optical characterization study was used to examine single quantum wells 
fabricated from the ZnO/MgZnO material system with a bandedge offset of ∆Eg=0.25eV. 
A systematic blueshift as a function of decreasing ZnO well width down to 3.2nm 
resulted in increased integrated intensity. Demonstrations of quantum confinement lead 
to the application for a buried-channel TFT device structure. The purpose of the isolating 
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the high-quality ZnO layer from the gate dielectric interface was to enhance carrier 
transport in the channel region. A plateau in the capacitance-voltage curve denoted 
spatial confinement of electrons in the channel. The resulting buried-channel TFT 
exhibited a saturation mobility of 3.9cm2/V-s. By removing the MgZnO layer adjacent to 
the source/drain contacts creating a single heterostructure, further improvement is 
expected in mobility by optimizing the active channel resistivity. This serves as an 
alternative approach to increase the most important device parameter, mobility.  
Finally, a novel complementary logic inverter circuit adopting n-channel ZnO and 
p-channel ZnTe inorganic TFTs devices was initially demonstrated. The fabrication, 
circuit configuration, and characterization of exhibited inverter behavior were discussed. 
The transfer characteristic of the inverter was found to be -dVout/dVin > 5 at Vin=6V for a 
supply voltage of 15V. While this initial demonstration of this complementary circuit is 
believed to be significant, optimization of the doping and channel thickness of the ZnTe 
TFTs are expected to provide dramatic improvements.  
 
7.2 Future Work 
As a continual effort to advance the understanding of operating characteristics of 
polycrystalline ZnO TFTs, mobility dependence on gate bias μ(VGS) should be 
incorporated into analytical expressions to model the drain current. The degradation of 
the mobility is due to the large concentration of traps at the gate dielectric-polycrystalline 
ZnO interface. The accuracy of the model would require a greater consideration of this 
interface trap distribution. Useful information from Shockley-Read-Hall modeling of the 
total area density of grain boundaries in polycrystalline ZnO has been reported [72]. 
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However, there is a degree of uncertainty associated with the controllability of traps when 
the thin films are formed by physical vapor deposition techniques.  
Incorporating the buried-channel approach using ZnO as the buried layer in 
ZnO/MgxZn1-xO heterostructures introduced a viable alternative to enhance electron 
mobility in the n-type TFT channel. The buried-channel TFTs in this thesis were 
fabricated with double heterostructures. Eliminating the MgxZn1-xO layer, with lower 
conductivity, directly underneath the source/drain contacts of a bottom-gate device would 
serve to further improve carrier transport. Moreover, improved gate control with high-k 
gate dielectrics, such as HfO, Al2O3 and BST, will advance the performance of the 
device.  
Finally, future studies developing contact resistance technology to ZnTe active-channel 
thin films and control of ZnTe doping as a function of thickness can provide a valuable 
contribution to take advantage of this p-type semiconductor for TFTs. The use of an 
improved ZnTe TFT device will advance the initial demonstration of the complementary 
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